Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7641 Fiches technique(PDF) 6 Page - Analog Devices

No de pièce AD7641
Description  18-Bit, 2 MSPS SAR ADC
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7641 Fiches technique(HTML) 6 Page - Analog Devices

Back Button AD7641_17 Datasheet HTML 2Page - Analog Devices AD7641_17 Datasheet HTML 3Page - Analog Devices AD7641_17 Datasheet HTML 4Page - Analog Devices AD7641_17 Datasheet HTML 5Page - Analog Devices AD7641_17 Datasheet HTML 6Page - Analog Devices AD7641_17 Datasheet HTML 7Page - Analog Devices AD7641_17 Datasheet HTML 8Page - Analog Devices AD7641_17 Datasheet HTML 9Page - Analog Devices AD7641_17 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 29 page
background image
AD7641
Rev. 0 | Page 5 of 28
TIMING SPECIFICATIONS
AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; VREF = 2.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
CONVERSION AND RESET (Refer to Figure 29 and Figure 30)
Convert Pulse Width
t1
15
701
ns
Time Between Conversions (Warp Mode2/Normal Mode3)
t2
500/667
ns
CNVST Low to BUSY High Delay
t3
23
ns
BUSY High All Modes (Except Master Serial Read After Convert)
t4
385/520
ns
Aperture Delay
t5
1
ns
End of Conversion to BUSY Low Delay
t6
10
ns
Conversion Time (Warp Mode/Normal Mode)
t7
385/520
ns
Acquisition Time (Warp Mode/Normal Mode)
t8
115
ns
RESET Pulse Width
t9
15
ns
RESET Low to BUSY High Delay4
t38
10
ns
BUSY High Time from RESET Low4
t39
600
ns
PARALLEL INTERFACE MODES (Refer to Figure 31 to Figure 34 )
CNVST Low to Data Valid Delay (Warp Mode/Normal Mode)
t10
385/520
ns
Data Valid to BUSY Low Delay
t11
2
ns
Bus Access Request to Data Valid
t12
20
ns
Bus Relinquish Time
t13
2
15
ns
MASTER SERIAL INTERFACE MODES5 (Refer to Figure 35 and Figure 36)
CS Low to SYNC Valid Delay
t14
10
ns
CS Low to Internal SCLK Valid Delay5
t15
10
ns
CS Low to SDOUT Delay
t16
10
ns
CNVST Low to SYNC Delay (Warp Mode/Normal Mode)
t17
14/137
ns
SYNC Asserted to SCLK First Edge Delay
t18
0.5
ns
Internal SCLK Period6
t19
8
14
ns
Internal SCLK High6
t20
2
ns
Internal SCLK Low6
t21
3
ns
SDOUT Valid Setup Time6
t22
1
ns
SDOUT Valid Hold Time6
t23
0
ns
SCLK Last Edge to SYNC Delay6
t24
0
ns
CS High to SYNC HI-Z
t25
10
ns
CS High to Internal SCLK HI-Z
t26
10
ns
CS High to SDOUT HI-Z
t27
10
ns
BUSY High in Master Serial Read After Convert6
t28
See Table 4
ns
CNVST Low to SYNC Asserted Delay (All Modes)
t29
383/500
ns
SYNC Deasserted to BUSY Low Delay
t30
13
ns
SLAVE SERIAL INTERFACE MODES (Refer to Figure 38 and Figure 39)
External SCLK Setup Time
t31
5
ns
External SCLK Active Edge to SDOUT Delay
t32
1
8
ns
SDIN Setup Time
t33
5
ns
SDIN Hold Time
t34
5
ns
External SCLK Period
t35
12.5
ns
External SCLK High
t36
5
ns
External SCLK Low
t37
5
ns
1 See the Conversion Control section.
2 All timings for wideband warp mode are the same as warp mode.
3 In warp mode only, the maximum time between conversions is 1 ms; otherwise, there is no required maximum time.
4 See the Digital Interface section and the RESET section.
5 In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
6 In serial master read during convert mode. See Table 4 for serial master read after convert mode timing specifications.


Numéro de pièce similaire - AD7641_17

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7641 AD-AD7641_15 Datasheet
673Kb / 28P
   18-Bit, 2 MSPS SAR ADC
REV. 0
More results

Description similaire - AD7641_17

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7641 AD-AD7641_15 Datasheet
673Kb / 28P
   18-Bit, 2 MSPS SAR ADC
REV. 0
logo
Texas Instruments
ADS9110 TI1-ADS9110 Datasheet
1Mb / 62P
[Old version datasheet]   18-Bit, 2-MSPS, 15-mW, SAR ADC
logo
Analog Devices
AD4003 AD-AD4003 Datasheet
1Mb / 34P
   18-Bit, 2 MSPS Precision SAR Differential ADC
AD4030-24 AD-AD4030-24 Datasheet
2Mb / 48P
   24-Bit, 2 MSPS, SAR ADC
Rev. 0
AD4001 AD-AD4001 Datasheet
926Kb / 34P
   16-Bit, 2 MSPS, Precision SAR, Differential ADC
AD4630-16 AD-AD4630-16 Datasheet
1Mb / 49P
   16-Bit, 2 MSPS, Dual Channel SAR ADC
Rev. 0
AD4630-24 AD-AD4630-24 Datasheet
2Mb / 49P
   24-Bit, 2 MSPS, Dual Channel SAR ADC
Rev. 0
AD7482BSTZ AD-AD7482BSTZ Datasheet
527Kb / 20P
   3 MSPS, 12-Bit SAR ADC
REV. B
AD7484BSTZ AD-AD7484BSTZ Datasheet
548Kb / 20P
   3 MSPS, 14-Bit SAR ADC
REV. C
AD7484 AD-AD7484_15 Datasheet
548Kb / 20P
   3 MSPS, 14-Bit SAR ADC
Rev. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com