Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

CD54HC273 Datasheet(Fiches technique) 6 Page - Texas Instruments

Click here to check the latest version.
Numéro de pièce CD54HC273
Description  High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset
Télécharger  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo 

CD54HC273 Datasheet(HTML) 6 Page - Texas Instruments

   
Zoom Inzoom in Zoom Outzoom out
 6 / 7 page
background image
6
Power Dissipation
Capacitance
(Notes 3, 4)
CPD
-
5
25
-
-
-
pF
HCT TYPES
Propagation Delay,
Clock to Output (Figure 4)
tPLH, tPHL
CL = 50pF
4.5
-
30
38
45
ns
CL = 15pF
5
12
-
-
-
ns
Propagation Delay,
MR to Output (Figure 4)
tPHL
CL = 50pF
4.5
-
32
40
48
ns
Output Transition Time
tTLH, tTHL
CL = 50pF
4.5
-
15
19
22
ns
Input Capacitance
CIN
--
-
10
10
10
pF
Maximum Clock Frequency
fMAX
CL = 15pF
5
50
-
-
-
MHz
Power Dissipation
Capacitance
(Notes 3, 4)
CPD
-
5
25
-
-
-
pF
NOTES:
3. CPD is used to determine the dynamic power consumption, per flip-flop.
4. PD =CPD VCC
2 f
i + ∑ (CL VCC
2 +f
O) where fi = Input Frequency, fO = Output Frequency, CL = Output Load Capacitance, VCC = Supply
Voltage.
Switching Specifications Input tr, tf = 6ns (Continued)
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC (V)
25oC
-40oC TO 85oC
-55oC TO
125oC
UNITS
TYP
MAX
MAX
MAX
Test Circuits and Waveforms
NOTE: Outputs should be switching from 10% VCC to 90% VCC in
accordance with device truth table. For fMAX, input duty cycle = 50%.
FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND
PULSE WIDTH
NOTE: Outputs should be switching from 10% VCC to 90% VCC in
accordance with device truth table. For fMAX, input duty cycle = 50%.
FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND
PULSE WIDTH
FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-
TION DELAY TIMES, COMBINATION LOGIC
FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION
DELAY TIMES, COMBINATION LOGIC
CLOCK
90%
50%
10%
GND
VCC
trCL
tfCL
50%
50%
tWL
tWH
10%
tWL + tWH =
fCL
I
CLOCK
2.7V
1.3V
0.3V
GND
3V
trCL = 6ns
tfCL = 6ns
1.3V
1.3V
tWL
tWH
0.3V
tWL + tWH =
fCL
I
tPHL
tPLH
tTHL
tTLH
90%
50%
10%
50%
10%
INVERTING
OUTPUT
INPUT
GND
VCC
tr = 6ns
tf = 6ns
90%
tPHL
tPLH
tTHL
tTLH
2.7V
1.3V
0.3V
1.3V
10%
INVERTING
OUTPUT
INPUT
GND
3V
tr = 6ns
tf = 6ns
90%
CD54/74HC273, CD54/74HCT273


Html Pages

1  2  3  4  5  6  7 


Datasheet Download




Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn