Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

GS81302QT07E-300 Fiches technique(PDF) 1 Page - GSI Technology

No de pièce GS81302QT07E-300
Description  Dual Double Data Rate interface
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  GSI [GSI Technology]
Site Internet  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81302QT07E-300 Fiches technique(HTML) 1 Page - GSI Technology

  GS81302QT07E-300 Datasheet HTML 1Page - GSI Technology GS81302QT07E-300 Datasheet HTML 2Page - GSI Technology GS81302QT07E-300 Datasheet HTML 3Page - GSI Technology GS81302QT07E-300 Datasheet HTML 4Page - GSI Technology GS81302QT07E-300 Datasheet HTML 5Page - GSI Technology GS81302QT07E-300 Datasheet HTML 6Page - GSI Technology GS81302QT07E-300 Datasheet HTML 7Page - GSI Technology GS81302QT07E-300 Datasheet HTML 8Page - GSI Technology GS81302QT07E-300 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 28 page
background image
GS81302QT07/10/19/37E-318/300/250/200
144Mb SigmaQuad-II+TM
Burst of 2 SRAM
318 MHz–200 MHz
1.8 V VDD
1.8 V and 1.5 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.00e 8/2017
1/28
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• 2.0 clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Dual-Range On-Die Termination (ODT) on Data (D), Byte
Write (BW), and Clock (K, K) inputs
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
SigmaQuad™ Family Overview
The GS81302QT07/10/19/37E are built in compliance with
the SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 150,994,944-bit (144Mb)
SRAMs. The GS81302QT07/10/19/37E SigmaQuad SRAMs
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS81302QT07/10/19/37E SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaQuad-II+ B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore the address field of a
SigmaQuad-II+ B2 RAM is always one address pin less than
the advertised index depth (e.g., the 16M x 8 has an 8M
addressable index).
Parameter Synopsis
-318
-300
-250
-200
tKHKH
3.145 ns
3.3 ns
4.0 ns
5.0 ns
tKHQV
0.45 ns
0.45 ns
0.45 ns
0.45 ns


Numéro de pièce similaire - GS81302QT07E-300

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS81302QT07E-300I GSI-GS81302QT07E-300I Datasheet
487Kb / 28P
   JEDEC-standard pinout and package
More results

Description similaire - GS81302QT07E-300

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS81302Q07GE-318I GSI-GS81302Q07GE-318I Datasheet
487Kb / 28P
   Dual Double Data Rate interface
GS8662DT20BD-500 GSI-GS8662DT20BD-500 Datasheet
556Kb / 33P
   Dual Double Data Rate interface
GS8662D38BGD-350 GSI-GS8662D38BGD-350 Datasheet
556Kb / 33P
   Dual Double Data Rate interface
GS81302D38AGD-500I GSI-GS81302D38AGD-500I Datasheet
446Kb / 26P
   Dual Double Data Rate interface
GS8342DT06BD-550I GSI-GS8342DT06BD-550I Datasheet
524Kb / 30P
   Dual Double Data Rate interface
GS8342DT20BGD-550 GSI-GS8342DT20BGD-550 Datasheet
524Kb / 30P
   Dual Double Data Rate interface
GS8672D19BGE-333 GSI-GS8672D19BGE-333 Datasheet
483Kb / 28P
   Dual Double Data Rate interface
GS81302DT06E-350I GSI-GS81302DT06E-350I Datasheet
515Kb / 31P
   Dual Double Data Rate interface
GS81302DT19E-450 GSI-GS81302DT19E-450 Datasheet
513Kb / 30P
   Dual Double Data Rate interface
GS8662D06BD-350 GSI-GS8662D06BD-350 Datasheet
556Kb / 33P
   Dual Double Data Rate interface
GS81302D06GE-450I GSI-GS81302D06GE-450I Datasheet
515Kb / 31P
   Dual Double Data Rate interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com