Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

GS4576C36L-18 Fiches technique(PDF) 5 Page - GSI Technology

No de pièce GS4576C36L-18
Description  576Mb CIO Low Latency DRAM (LLDRAM II)
Download  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  GSI [GSI Technology]
Site Internet  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS4576C36L-18 Fiches technique(HTML) 5 Page - GSI Technology

  GS4576C36L-18 Datasheet HTML 1Page - GSI Technology GS4576C36L-18 Datasheet HTML 2Page - GSI Technology GS4576C36L-18 Datasheet HTML 3Page - GSI Technology GS4576C36L-18 Datasheet HTML 4Page - GSI Technology GS4576C36L-18 Datasheet HTML 5Page - GSI Technology GS4576C36L-18 Datasheet HTML 6Page - GSI Technology GS4576C36L-18 Datasheet HTML 7Page - GSI Technology GS4576C36L-18 Datasheet HTML 8Page - GSI Technology GS4576C36L-18 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 63 page
background image
GS4576C09/18/36L
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 11/2013
5/62
© 2011, GSI Technology
Ball Descriptions
Symbol
Type
Description
A0–A21
Input
Address Inputs—A0–A21 define the row and column addresses for Read and Write Operations. During
a Mode Register Set (MRS), the address inputs define the register settings. They are sampled at the
rising edge of CK.
BA0–B2
Input
Bank Address inputs—Select to which internal bank a command is being applied.
CK, CK
Input
Input Clock—CK and CK are differential input clocks. Addresses and commands are latched on the
rising edge of CK. CK is ideally 180º out of phase with CK.
CS
Input
Chip Select—CS enables the command decoder when Low and disables it when High. When the
command decoder is disabled, new commands are ignored, but internal operations continue.
DQ0–DQ35
Input
Data Input—The DQ signals form the 36-bit data bus. During Read commands, the data is referenced to
both edges of QKx. During Write commands, the data is sampled at both edges of DK.
DK, DK
Input
Input Data Clock—DK and DK are the differential input data clocks. All input data is referenced to both
edges of DK. DK is ideally 180º out of phase with DK. For the x36 device, DQ0– DQ17 are referenced to
DK0 and DK0 and DQ18–DQ35 are referenced to DK1 and DK1. For the x9 and x18 devices, all DQs
are referenced to DK and DK. All DKx and DKx pins must always be supplied to the device.
DM
Input
Input Data Mask—The DM signal is the input mask signal for Write data. Input data is masked when DM
is sampled High. DM is sampled on both edges of DK (DK1 for the x36 configuration). Tie signal to
ground if not used.
TCK
Input
IEEE 1149.1 clock input—This ball must be tied to VSS if the JTAG function is not used.
TMS, TDI
Input
IEEE 1149.1 test inputs—These balls may be left as no connects if the JTAG function is not used.
WE, REF
Input
Command Inputs—Sampled at the positive edge of CK, WE and REF define (together with CS) the
command to be executed.
VREF
Input
Input Reference Voltage—Nominally VDDQ/2. Provides a reference voltage for the input buffers.
ZQ
I/O
External Impedance (25–60
)—This signal is used to tune the device outputs to the system data bus
impedance. DQ output impedance is set to 0.2 * RQ, where RQ is a resistor from this signal to ground.
Connecting ZQ to GND invokes the Minimum Impedance mode. Connecting ZQ to VDD invokes the
Maximum Impedance mode. Refer to the Mode Register Definition diagrams (Mode Register Bit 8 (M8))
to activate or deactivate this function.
QKx, QKx
Output
Output Data Clocks—QKx and QKx are opposite polarity, output data clocks. They are free running,
and during Reads, are edge-aligned with data output from the LLDRAM II. QKx is ideally 180º out of
phase with QKx. For the x36 device, QK0 and QK0 are aligned with DQ0–DQ17, and QK1 and QK1 are
aligned with DQ18–DQ35. For the x18 device, QK0 and QK0 are aligned with DQ0–DQ8, while QK1 and
QK1 are aligned with Q9–Q17. For the x9 device, all DQs are aligned with QK0 and QK0.


Numéro de pièce similaire - GS4576C36L-18

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS4576C09 GSI-GS4576C09 Datasheet
2Mb / 62P
   64M x 9, 32M x 18, 16M x 36 576Mb CIO Low Latency DRAM (LLDRAM II)
More results

Description similaire - GS4576C36L-18

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS4576C09 GSI-GS4576C09 Datasheet
2Mb / 62P
   64M x 9, 32M x 18, 16M x 36 576Mb CIO Low Latency DRAM (LLDRAM II)
GS4288C09 GSI-GS4288C09 Datasheet
2Mb / 62P
   32M x 9, 16M x 18, 8M x 36 288Mb CIO Low Latency DRAM (LLDRAM) II
logo
Micron Technology
MT49H8M36 MICRON-MT49H8M36 Datasheet
1Mb / 49P
   288Mb CIO Reduced Latency
logo
Renesas Technology Corp
UPD48576118F1 RENESAS-UPD48576118F1 Datasheet
1Mb / 52P
   576M-BIT Low Latency DRAM
UPD48576209F1 RENESAS-UPD48576209F1 Datasheet
1Mb / 54P
   576M-BIT Low Latency DRAM
UPD48288209AF1 RENESAS-UPD48288209AF1 Datasheet
1Mb / 54P
   288M-BIT Low Latency DRAM
UPD48288118AF1 RENESAS-UPD48288118AF1 Datasheet
1Mb / 52P
   288M-BIT Low Latency DRAM
logo
Micron Technology
MT49H8M32 MICRON-MT49H8M32 Datasheet
652Kb / 43P
   REDUCED LATENCY DRAM RLDRAM
logo
Renesas Technology Corp
UPD48288209-A RENESAS-UPD48288209-A Datasheet
862Kb / 50P
   288M-BIT Low Latency DRAM Common I/O
Feb 01, 2013
UPD48288118-A RENESAS-UPD48288118-A Datasheet
843Kb / 48P
   288M-BIT Low Latency DRAM Separate I/O
Feb 01, 2013
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com