Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SN74ALVC3631 Fiches technique(PDF) 11 Page - Texas Instruments

No de pièce SN74ALVC3631
Description  SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

SN74ALVC3631 Fiches technique(HTML) 11 Page - Texas Instruments

Back Button SN74ALVC3631 Datasheet HTML 7Page - Texas Instruments SN74ALVC3631 Datasheet HTML 8Page - Texas Instruments SN74ALVC3631 Datasheet HTML 9Page - Texas Instruments SN74ALVC3631 Datasheet HTML 10Page - Texas Instruments SN74ALVC3631 Datasheet HTML 11Page - Texas Instruments SN74ALVC3631 Datasheet HTML 12Page - Texas Instruments SN74ALVC3631 Datasheet HTML 13Page - Texas Instruments SN74ALVC3631 Datasheet HTML 14Page - Texas Instruments SN74ALVC3631 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
SN74ALVC3631, SN74ALVC3641, SN74ALVC3651
512
× 36, 1024 × 36, 2048 × 36
SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SDMS025B – OCTOBER 1999 – REVISED JUNE 2000
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
mailbox registers
Two 36-bit bypass registers pass command and control information between port A and port B. The
mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data-transfer operation.
A low-to-high transition on CLKA writes A0–A35 data to the mail1 register when a port-A write is selected by
CSA, W/RA, and ENA with MBA high. A low-to-high transition on CLKB writes B0–B35 data to the mail2 register
when a port-B write is selected by CSB, W/RB, and ENB with MBB high. Writing data to a mail register sets its
corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is
low.
When the port-B data (B0–B35) outputs are active, the data on the bus comes from the FIFO output register
when the MBB input is low and from the mail1 register when MBB is high. Mail2 data always is present on the
port-A data (A0–A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high
transition on CLKB when a port-B read is selected by CSB, W/RB, and ENB with MBB high. The mail2 register
flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by CSA, W/RA, and
ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data
is written to the register.
tpd(R-F)
CLKA
CLKB
RST
0,1
th(FS)
tsu(FS)
th(RS)
tsu(RS)
FS1, FS0
IR
tpd(C-IR)
tpd(C-IR)
OR
tpd(C-OR)
tpd(R-F)
AE
AF
MBF1,
MBF2
tpd(R-F)
Figure 1. FIFO Reset Loading X and Y With a Preset Value of Eight


Numéro de pièce similaire - SN74ALVC3631

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74ALVC3631 TI1-SN74ALVC3631 Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631-10PCB TI1-SN74ALVC3631-10PCB Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631-10PQ TI1-SN74ALVC3631-10PQ Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631-15PCB TI1-SN74ALVC3631-15PCB Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631-15PQ TI1-SN74ALVC3631-15PQ Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
More results

Description similaire - SN74ALVC3631

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74ACT72211L15RJ TI-SN74ACT72211L15RJ Datasheet
305Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES
SN74ACT72211L TI1-SN74ACT72211L Datasheet
327Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631 TI1-SN74ALVC3631_07 Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT7203L TI1-SN74ACT7203L Datasheet
327Kb / 22P
[Old version datasheet]   ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74V263 TI1-SN74V263_09 Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V263-EP TI1-SN74V263-EP Datasheet
702Kb / 49P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
logo
Fairchild Semiconductor
AM3341 FAIRCHILD-AM3341 Datasheet
407Kb / 6P
   64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES
logo
Texas Instruments
SN54LS224A TI1-SN54LS224A Datasheet
355Kb / 13P
[Old version datasheet]   16 횞 4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES WITH 3-STATE OUTPUTS
SN74ALVC3651 TI-SN74ALVC3651 Datasheet
383Kb / 26P
[Old version datasheet]   2048 횞 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
logo
List of Unclassifed Man...
TDC1030 ETC1-TDC1030 Datasheet
226Kb / 14P
   FIRST-IN FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com