Moteur de recherche de fiches techniques de composants électroniques |
|
TPS2115 Fiches technique(PDF) 6 Page - Texas Instruments |
|
|
TPS2115 Fiches technique(HTML) 6 Page - Texas Instruments |
6 / 18 page www.ti.com SWITCHING CHARACTERISTICS TRUTH TABLE TPS2114 TPS2115 SLVS447A – DECEMBER 2002 – REVISED MARCH 2004 over recommended operating junction temperature range, V I(IN1) = VI(IN2) = 5.5 V, R(ILIM) = 400 Ω (unless otherwise noted) TPS2114 TPS2115 PARAMETER TEST CONDITIONS UNIT MIN TYP MAX MIN TYP MAX POWER SWITCH TJ = 25°C, CL = 1 µF, Output rise time from an tr VI(IN1) = VI(IN2) = 5 V IL = 500 mA, 0.5 1.0 1.5 1 1.8 3 ms enable(1) See Figure 1(a) TJ = 25°C, CL = 1 µF, Output fall time from a tf VI(IN1) = VI(IN2) = 5 V IL = 500 mA, 0.35 0.5 0.7 0.5 1 2 ms disable(1) See Figure 1(a) IN1 to IN2 transition, TJ = 125°C, VI(IN1) = 3.3 V, CL = 10 µF, 40 60 40 60 VI(IN2) = 5 V IL= 500 mA [Measure transition time as tt Transition time(1) µs 10-90% rise time or IN2 to IN1 transition, from 3.4 V to 4.8 V VI(IN1) = 5 V, 40 60 40 60 on VO(OUT)], VI(IN2) = 3.3 V See Figure 1(b) TJ = 25°C, VI(IN1)= VI(IN2) = 5 V, Turnon propagation delay CL = 10 µF, tPLH1 Measured from enable 0.5 1 ms from enable(1) IL= 500 mA, to 10% of VO(OUT) SeeFigure 1(a) TJ = 25°C, VI(IN1) = VI(IN2) = 5 V, Turnoff propagation delay CL = 10 µF, tPHL1 Measured from disable 3 5 ms from a disable(1) IL= 500 mA, to 90% of VO(OUT) See Figure 1(a) Logic 1 to Logic 0 tran- sition on D1, TJ = 25°C, VI(IN1) = 1.5 V, Switch-over rising CL = 10 µF, tPLH2 VI(IN2) = 5 V, 0.17 1 0.17 1 ms propagation delay(1) IL= 500 mA, VI(D0)= 0 V, See Figure 1(c) Measured from D1 to 10% of VO(OUT) Logic 0 to Logic 1 tran- sition on D1, TJ = 25°C, VI(IN1) = 1.5 V, Switch-over falling CL = 10 µF, tPHL2 VI(IN2) = 5V, 2 3 10 2 5 10 ms propagation delay(1) IL= 500 mA, VI(D0)= 0 V, Measured See Figure 1(c) from D1 to 90% of VO(OUT) (1) Not tested in production. D1 D0 VI(IN2) > VI(IN1) STAT OUT(1) 0 0 X Hi-Z IN2 0 1 No 0 IN1 0 1 Yes Hi-Z IN2 1 0 X 0 IN1 1 1 X 0 Hi-Z (1) The under-voltage lockout circuit causes the output OUT to go Hi-Z if the selected power supply does not exceed the IN1/IN2 UVLO, or if neither of the supplies exceeds the internal VDD UVLO. 6 |
Numéro de pièce similaire - TPS2115 |
|
Description similaire - TPS2115 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |