 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
ADF4355-2BCPZ-RL7 Fiches technique(PDF) 7 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
ADF4355-2BCPZ-RL7 Fiches technique(HTML) 7 Page - Analog Devices |
|
|
7 / 38 page  ADF4355-2 Data Sheet Rev. B | Page 6 of 37 TIMING CHARACTERISTICS AVDD = DVDD =VRF = 3.3 V ± 5%, 4.75 V ≤ VP = VVCO ≤ 5.25 V, AGND = CPGND = AGNDVCO = SDGND = AGNDRF = 0 V, RSET = 5.1 kΩ, dBm referred to 50 Ω, TA = TMIN to TMAX, unless otherwise noted. Table 2. Parameter Limit Unit Description fCLK 50 MHz max Serial peripheral interface CLK frequency t1 10 ns min LE setup time t2 5 ns min DATA to CLK setup time t3 5 ns min DATA to CLK hold time t4 10 ns min CLK high duration t5 10 ns min CLK low duration t6 5 ns min CLK to LE setup time t7 20 or (2/fPFD), whichever is longer ns min LE pulse width Timing Diagram CLK DATA LE DB31 (MSB) DB30 DB1 (CONTROL BIT C2) DB0 (LSB) (CONTROL BIT C1) t1 t2 t3 t7 t6 t4 t5 DB2 (CONTROL BIT C3) DB3 (CONTROL BIT C4) Figure 2. Timing Diagram |
Numéro de pièce similaire - ADF4355-2BCPZ-RL7 |
|
Description similaire - ADF4355-2BCPZ-RL7 |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
