Moteur de recherche de fiches techniques de composants électroniques |
|
AD9164BBCZ Fiches technique(PDF) 8 Page - Analog Devices |
|
AD9164BBCZ Fiches technique(HTML) 8 Page - Analog Devices |
8 / 137 page Data Sheet AD9164 Rev. A | Page 7 of 136 Parameter Test Conditions/Comments Min Typ Max Unit POWER DISSIPATION 3 GSPS 2× NRZ Mode, 6×, FIR85 Enabled, NCO On Using 80%, 3× filter, eight-lane JESD204B 2.1 W NRZ Mode, 24×, FIR85 Disabled, NCO On Using 80%, 2× filter, one-lane JESD204B 1.3 W 5 GSPS NRZ Mode, 8×, FIR85 Disabled, NCO On Using 80%, 2× filter, eight-lane JESD204B 2.18 W NRZ Mode, 16×, FIR85 Disabled, NCO On Using 80%, 2× filter, eight-lane JESD204B 2.09 W 2× NRZ Mode, 6×, FIR85 Enabled, NCO On Using 80%, 3× filter, eight-lane JESD204B 2.65 W 1 IOVDD can range from 1.8 V to 3.3 V, with ±5% tolerance. SERIAL PORT AND CMOS PIN SPECIFICATIONS VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = −1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 = DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, IOUTFS = 40 mA, TA = −40°C to +85°C, unless otherwise noted. Table 4. Parameter Symbol Test Comments/Conditions Min Typ Max Unit WRITE OPERATION See Figure 90 Maximum SCLK Clock Rate fSCLK, 1/tSCLK 100 MHz SCLK Clock High tPWH SCLK = 20 MHz 3.5 ns SCLK Clock Low tPWL SCLK = 20 MHz 4 ns SDIO to SCLK Setup Time tDS 4 2 ns SCLK to SDIO Hold Time tDH 1 0.5 ns CS to SCLK Setup Time tS 9 1 ns SCLK to CS Hold Time tH 9 0.5 ns READ OPERATION See Figure 89 SCLK Clock Rate fSCLK, 1/tSCLK 20 MHz SCLK Clock High tPWH 20 ns SCLK Clock Low tPWL 20 ns SDIO to SCLK Setup Time tDS 10 ns SCLK to SDIO Hold Time tDH 5 ns CS to SCLK Setup Time tS 10 ns SCLK to SDIO (or SDO) Data Valid Time tDV 17 ns CS to SDIO (or SDO) Output Valid to High-Z Not shown in Figure 89 or Figure 90 45 ns INPUTS (SDIO, SCLK, CS, RESET, TX_ENABLE) Voltage Input High VIH 1.8 V ≤ IOVDD ≤ 2.5 V 0.7 × IOVDD V Low VIL 1.8 V ≤ IOVDD ≤ 2.5 V 0.3 × IOVDD V Current Input High IIH 75 µA Low IIL −150 µA OUTPUTS (SDIO, SDO) Voltage Output High VOH 1.8 V ≤ IOVDD ≤ 3.3 V 0.8 × IOVDD V Low VOL 1.8 V ≤ IOVDD ≤ 3.3 V 0.2 × IOVDD V Current Output High IOH 4 mA Low IOL 4 mA |
Numéro de pièce similaire - AD9164BBCZ |
|
Description similaire - AD9164BBCZ |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |