Moteur de recherche de fiches techniques de composants électroniques |
|
AD4000 Fiches technique(PDF) 6 Page - Analog Devices |
|
AD4000 Fiches technique(HTML) 6 Page - Analog Devices |
6 / 33 page Data Sheet AD4000 Rev. 0 | Page 5 of 32 TIMING SPECIFICATIONS VDD = 1.71 V to 1.89 V; VIO = 1.71 V to 5.5 V; VREF = 5 V; all specifications TMIN to TMAX, high-Z mode disabled, span compression disabled, and turbo mode enabled (fS = 2 MSPS), unless otherwise noted.1 Table 2. Digital Interface Timing Parameter Symbol Min Typ Max Unit Conversion Time—CNV Rising Edge to Data Available tCONV 290 320 ns Acquisition Phase2 tACQ 290 ns Time Between Conversions tCYC 500 ns CNV Pulse Width (CS Mode)3 tCNVH 10 ns SCK Period (CS Mode)4 tSCK VIO > 2.7 V 9.8 ns VIO > 1.7 V 12.3 ns SCK Period (Daisy-Chain Mode)5 tSCK VIO > 2.7 V 20 ns VIO > 1.7 V 25 ns SCK Low Time tSCKL 3 ns SCK High Time tSCKH 3 ns SCK Falling Edge to Data Remains Valid Delay tHSDO 1.5 ns SCK Falling Edge to Data Valid Delay tDSDO VIO > 2.7 V 7.5 ns VIO > 1.7 V 10.5 ns CNV or SDI Low to SDO D15 MSB Valid Delay (CS Mode) tEN VIO > 2.7 V 10 ns VIO > 1.7 V 13 ns CNV Rising Edge to First SCK Rising Edge Delay tQUIET1 190 ns Last SCK Falling Edge to CNV Rising Edge Delay6 tQUIET2 60 ns CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode) tDIS 20 ns SDI Valid Setup Time from CNV Rising Edge tSSDICNV 2 ns SDI Valid Hold Time from CNV Rising Edge (CS Mode) tHSDICNV 2 ns SCK Valid Hold Time from CNV Rising Edge (Daisy-Chain Mode) tHSCKCNV 12 ns SDI Valid Setup Time from SCK Rising Edge (Daisy-Chain Mode) tSSDISCK 2 ns SDI Valid Hold Time from SCK Rising Edge (Daisy-Chain Mode) tHSDISCK 2 ns 1 See Figure 2 for the timing voltage levels. 2 The acquisition phase is the time available for the input sampling capacitors to acquire a new input with the ADC running at a throughput rate of 2 MSPS. 3 For turbo mode, tCNVH must match the tQUIET1 minimum. 4 A throughput rate of 2 MSPS can only be achieved with turbo mode enabled and a minimum SCK rate of 70 MHz. 5 A 50% duty cycle is assumed for SCK. 6 See Figure 22 for SINAD, SNR, and ENOB vs. tQUIET2. |
Numéro de pièce similaire - AD4000 |
|
Description similaire - AD4000 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |