Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

P87LPC760 Fiches technique(PDF) 37 Page - NXP Semiconductors

No de pièce P87LPC760
Description  Low power, low price, low pin count (14 pin) microcontroller with 1 kbyte OTP
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  PHILIPS [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P87LPC760 Fiches technique(HTML) 37 Page - NXP Semiconductors

Back Button P87LPC760 Datasheet HTML 33Page - NXP Semiconductors P87LPC760 Datasheet HTML 34Page - NXP Semiconductors P87LPC760 Datasheet HTML 35Page - NXP Semiconductors P87LPC760 Datasheet HTML 36Page - NXP Semiconductors P87LPC760 Datasheet HTML 37Page - NXP Semiconductors P87LPC760 Datasheet HTML 38Page - NXP Semiconductors P87LPC760 Datasheet HTML 39Page - NXP Semiconductors P87LPC760 Datasheet HTML 40Page - NXP Semiconductors P87LPC760 Datasheet HTML 41Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 56 page
background image
Philips Semiconductors
Preliminary data
P87LPC760
Low power, low price, low pin count (14 pin)
microcontroller with 1 kbyte OTP
2002 Mar 07
34
More About UART Mode 0
Serial data enters and exits through RxD. TxD outputs the shift
clock. 8 bits are transmitted/received: 8 data bits (LSB first). The
baud rate is fixed at 1/6 the CPU clock frequency. Figure 32 shows
a simplified functional diagram of the serial port in Mode 0, and
associated timing.
Transmission is initiated by any instruction that uses SBUF as a
destination register. The “write to SBUF” signal at S6P2 also loads a
1 into the 9th position of the transmit shift register and tells the TX
Control block to commence a transmission. The internal timing is
such that one full machine cycle will elapse between “write to SBUF”
and activation of SEND.
SEND enables the output of the shift register to the alternate output
function line of P1.1 and also enable SHIFT CLOCK to the alternate
output function line of P1.0. SHIFT CLOCK is low during S3, S4, and
S5 of every machine cycle, and high during S6, S1, and S2. At
S6P2 of every machine cycle in which SEND is active, the contents
of the transmit shift are shifted to the right one position.
As data bits shift out to the right, zeros come in from the left. When
the MSB of the data byte is at the output position of the shift register,
then the 1 that was initially loaded into the 9th position, is just to the
left of the MSB, and all positions to the left of that contain zeros.
This condition flags the TX Control block to do one last shift and
then deactivate SEND and set T1. Both of these actions occur at
S1P1 of the 10th machine cycle after “write to SBUF.” Reception is
initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next
machine cycle, the RX Control unit writes the bits 11111110 t o the
receive shift register, and in the next clock phase activates
RECEIVE.
RECEIVE enable SHIFT CLOCK to the alternate output function line
of P1.0. SHIFT CLOCK makes transitions at S3P1 and S6P1 of
every machine cycle. At S6P2 of every machine cycle in which
RECEIVE is active, the contents of the receive shift register are
shifted to the left one position. The value that comes in from the right
is the value that was sampled at the P1.1 pin at S5P2 of the same
machine cycle.
As data bits come in from the right, 1s shift out to the left. When the
0 that was initially loaded into the rightmost position arrives at the
leftmost position in the shift register, it flags the RX Control block to
do one last shift and load SBUF. At S1P1 of the 10th machine cycle
after the write to SCON that cleared RI, RECEIVE is cleared as RI is
set.
More About UART Mode 1
Ten bits are transmitted (through TxD), or received (through RxD): a
start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the
stop bit goes into RB8 in SCON. In the P87LPC760 the baud rate is
determined by the Timer 1 overflow rate. Figure 33 shows a
simplified functional diagram of the serial port in Mode 1, and
associated timings for transmit receive.
Transmission is initiated by any instruction that uses SBUF as a
destination register. The “write to SBUF” signal also loads a 1 into
the 9th bit position of the transmit shift register and flags the TX
Control unit that a transmission is requested. Transmission actually
commences at S1P1 of the machine cycle following the next rollover
in the divide-by-16 counter. (Thus, the bit times are synchronized to
the divide-by-16 counter, not to the “write to SBUF” signal.)
The transmission begins with activation of SEND, which puts the
start bit at TxD. One bit time later, DATA is activated, which enables
the output bit of the transmit shift register to TxD. The first shift pulse
occurs one bit time after that.
As data bits shift out to the right, zeros are clocked in from the left.
When the MSB of the data byte is at the output position of the shift
register, then the 1 that was initially loaded into the 9th position is
just to the left of the MSB, and all positions to the left of that contain
zeros. This condition flags the TX Control unit to do one last shift
and then deactivate SEND and set TI. This occurs at the 10th
divide-by-16 rollover after “write to SBUF.”
Reception is initiated by a detected 1-to-0 transition at RxD. For this
purpose RxD is sampled at a rate of 16 times whatever baud rate
has been established. When a transition is detected, the
divide-by-16 counter is immediately reset, and 1FFH is written into
the input shift register. Resetting the divide-by-16 counter aligns its
rollovers with the boundaries of the incoming bit times.
The 16 states of the counter divide each bit time into 16ths. At the
7th, 8th, and 9th counter states of each bit time, the bit detector
samples the value of RxD. The value accepted is the value that was
seen in at least 2 of the 3 samples. This is done for noise rejection.
If the value accepted during the first bit time is not 0, the receive
circuits are reset and the unit goes back to looking for another 1-to-0
transition. This is to provide rejection of false start bits. If the start bit
proves valid, it is shifted into the input shift register, and reception of
the rest of the frame will proceed.
As data bits come in from the right, 1s shift out to the left. When the
start bit arrives at the leftmost position in the shift register (which in
mode 1 is a 9-bit register), it flags the RX Control block to do one
last shift, load SBUF and RB8, and set RI. The signal to load SBUF
and RB8, and to set RI, will be generated if, and only if, the following
conditions are met at the time the final shift pulse is generated: 1.
R1 = 0, and 2. Either SM2 = 0, or the received stop bit = 1.
If either of these two conditions is not met, the received frame is
irretrievably lost. If both conditions are met, the stop bit goes into
RB8, the 8 data bits go into SBUF, and RI is activated. At this time,
whether the above conditions are met or not, the unit goes back to
looking for a 1-to-0 transition in RxD.


Numéro de pièce similaire - P87LPC760

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
P87LPC761 PHILIPS-P87LPC761 Datasheet
299Kb / 58P
   Low power, low price, low pin count (16 pin) microcontroller with 2 kbyte OTP
2002 Mar 07
P87LPC761BDH PHILIPS-P87LPC761BDH Datasheet
299Kb / 58P
   Low power, low price, low pin count (16 pin) microcontroller with 2 kbyte OTP
2002 Mar 07
P87LPC761BN PHILIPS-P87LPC761BN Datasheet
299Kb / 58P
   Low power, low price, low pin count (16 pin) microcontroller with 2 kbyte OTP
2002 Mar 07
P87LPC762 PHILIPS-P87LPC762 Datasheet
312Kb / 57P
   Low power, low price, low pin count 20 pin microcontroller with 2 kbyte OTP
2001 Oct 26
P87LPC762BD PHILIPS-P87LPC762BD Datasheet
312Kb / 57P
   Low power, low price, low pin count 20 pin microcontroller with 2 kbyte OTP
2001 Oct 26
More results

Description similaire - P87LPC760

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
P87LPC759 PHILIPS-P87LPC759 Datasheet
168Kb / 38P
   Low power, low price, low pin count (14 pin) microcontroller with 1 kbyte OTP
2002 Mar 21
87LPC764 PHILIPS-87LPC764 Datasheet
307Kb / 56P
   Low power, low price, low pin count 20 pin microcontroller with 4 kbyte OTP
2001 Oct 26
87LPC762 PHILIPS-87LPC762 Datasheet
312Kb / 57P
   Low power, low price, low pin count 20 pin microcontroller with 2 kbyte OTP
2001 Oct 26
P87LPC761 PHILIPS-P87LPC761 Datasheet
299Kb / 58P
   Low power, low price, low pin count (16 pin) microcontroller with 2 kbyte OTP
2002 Mar 07
P87LPC764BN112 PHILIPS-P87LPC764BN112 Datasheet
329Kb / 60P
   Low power, low price, low pin count (20 pin) microcontroller with 4 kbyte OTP
2003 Sep 03
P87LPC764 PHILIPS-P87LPC764 Datasheet
322Kb / 60P
   Low power, low price, low pin count (20 pin) microcontroller with 4 kbyte OTP
2003 Sep 03
87LPC767 PHILIPS-87LPC767 Datasheet
320Kb / 60P
   Low power, low price, low pin count 20 pin microcontroller with 4-kbyte OTP and 8-bit A/D converter
2001 Aug 07
87LPC769 PHILIPS-87LPC769 Datasheet
306Kb / 61P
   Low power, low price, low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D, and DAC
2001 Jan 11
87LPC768 PHILIPS-87LPC768 Datasheet
337Kb / 64P
   Low power, low price, low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D,and Pulse Width Modulator
2001 Aug 06
logo
ATMEL Corporation
AT87C5103 ATMEL-AT87C5103_04 Datasheet
697Kb / 64P
   Low-pin Count 8-bit Microcontroller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com