Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

SN7407DG4 Fiches technique(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
No de pièce SN7407DG4
Description  Hex Buffers and Drivers With Open-Collector High-Voltage Outputs
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

SN7407DG4 Fiches technique(HTML) 10 Page - Texas Instruments

Back Button SN7407DG4 Datasheet HTML 6Page - Texas Instruments SN7407DG4 Datasheet HTML 7Page - Texas Instruments SN7407DG4 Datasheet HTML 8Page - Texas Instruments SN7407DG4 Datasheet HTML 9Page - Texas Instruments SN7407DG4 Datasheet HTML 10Page - Texas Instruments SN7407DG4 Datasheet HTML 11Page - Texas Instruments SN7407DG4 Datasheet HTML 12Page - Texas Instruments SN7407DG4 Datasheet HTML 13Page - Texas Instruments SN7407DG4 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 25 page
background image
Vcc
Unused Input
Input
Output
Input
Unused Input
Output
15
20
25
30
35
40
0.4
0.5
0.6
0.7
V
OL(V)
C002
10
SN5407, SN5417, SN7407, SN7417
SDLS032H – DECEMBER 1983 – REVISED SEPTEMBER 2016
www.ti.com
Product Folder Links: SN5407 SN5417 SN7407 SN7417
Submit Documentation Feedback
Copyright © 1983–2016, Texas Instruments Incorporated
Typical Application (continued)
9.2.3 Application Curve
Figure 5. VOL vs IOL
10 Power Supply Recommendations
The power supply can be any voltage between the minimum and maximum supply voltage rating (see
Recommended Operating Conditions).
Each VCC pin must have a good bypass capacitor to prevent power disturbance. TI recommends 0.1 µF for
devices with a single supply. If there are multiple VCC pins, then TI recommends 0.01 µF or 0.022 µF for each
power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 µF
and a 1 µF are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as
possible for best results.
11 Layout
11.1 Layout Guidelines
When using multiple bit logic devices inputs must never float.
In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two
inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be
left unconnected because the undefined voltages at the outside connections result in undefined operational
states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital
logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be
applied to any particular unused input depends on the function of the device. Generally they are tied to GND or
VCC, whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the
part is a transceiver.
11.2 Layout Example
Figure 6. Layout Diagram


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn