Unused Input

Input

Output

Input

Unused Input

Output

SN74LVCZ244A

www.ti.com

SCES274I – MAY 1999 – REVISED OCTOBER 2014

11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the

Recommended Operating Conditions table.

supply, 0.1

recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different

frequencies of noise. A 0.1

μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed

as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of

digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used,

or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the

undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic

devices must be connected to a high or low bias to prevent them from floating. The logic level that should be

applied to any particular unused input depends on the function of the device. Generally they will be tied to GND

transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when

asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example

Figure 6. Layout Diagram

Copyright © 1999–2014, Texas Instruments Incorporated

Submit Documentation Feedback

11

Product Folder Links: SN74LVCZ244A