Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SM320LF2407A-EP Fiches technique(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
No de pièce SM320LF2407A-EP
Description  DSP CONTROLLERS
Download  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

SM320LF2407A-EP Fiches technique(HTML) 9 Page - Texas Instruments

Back Button SM320LF2407A-EP Datasheet HTML 5Page - Texas Instruments SM320LF2407A-EP Datasheet HTML 6Page - Texas Instruments SM320LF2407A-EP Datasheet HTML 7Page - Texas Instruments SM320LF2407A-EP Datasheet HTML 8Page - Texas Instruments SM320LF2407A-EP Datasheet HTML 9Page - Texas Instruments SM320LF2407A-EP Datasheet HTML 10Page - Texas Instruments SM320LF2407A-EP Datasheet HTML 11Page - Texas Instruments SM320LF2407A-EP Datasheet HTML 12Page - Texas Instruments SM320LF2407A-EP Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 112 page
background image
SM320LF2407AEP
DSP CONTROLLERS
SGUS036B − JULY 2003 − REVISED OCTOBER 2003
9
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
pin functions (continued)
Table 2. LF240xA and LC240xA Pin List and Package Options†‡ (Continued)
PIN NAME
LF2407A
(144-PGE)
DESCRIPTION
EXTERNAL INTERRUPTS, CLOCK
RS
133
Device reset. RS causes the 240xA to terminate execution and sets PC = 0. When RS is brought
to a high level, execution begins at location zero of program memory. RS affects (or sets to zero)
various registers and status bits. When the watchdog timer overflows, it initiates a system reset
pulse that is reflected on the RS pin. The RS pin is an open drain with a pullup.
(
↑)
PDPINTA
7
Power drive protection interrupt input. This interrupt, when activated, puts the PWM output pins
(EVA) in the high-impedance state should motor drive/power converter abnormalities, such as
overvoltage or overcurrent, etc., arise. PDPINTA is a falling-edge-sensitive interrupt.
(
↑)
XINT1/IOPA2
23
External user interrupt 1 or GPIO. Both XINT1 and XINT2 are edge-sensitive. The edge polarity
is programmable.
(
↑)
XINT2/ADCSOC/IOPD0
21
External user interrupt 2 and ADC start of conversion or GPIO. External “start-of-conversion” input
for ADC/GPIO. Both XINT1 and XINT2 are edge-sensitive. The edge polarity is
programmable.
(
↑)
CLKOUT/IOPE0
73
Clock output or GPIO. This pin outputs either the CPU clock (CLKOUT) or the watchdog clock
(WDCLK). The selection is made by the CLKSRC bit (bit 14) of the system control and status
register (SCSR). This pin can be used as a GPIO if not used as a clock output pin.
(
↑)
PDPINTB
137
Power drive protection interrupt input. This interrupt, when activated, puts the PWM output pins
(EVB) in the high-impedance state should motor drive/power converter abnormalities, such as
overvoltage or overcurrent, etc., arise. PDPINTB is a falling-edge-sensitive interrupt.
(
↑)
OSCILLATOR, PLL, FLASH, BOOT, AND MISCELLANEOUS
XTAL1/CLKIN
123
PLL oscillator input pin. Crystal input to PLL/clock source input to PLL. XTAL1/CLKIN is tied to
one side of a reference crystal.
XTAL2
124
Crystal output. PLL oscillator output pin. XTAL2 is tied to one side of a reference crystal. This pin
goes in the high-impedance state when EMU1/OFF is active low.
PLLVCCA
12
PLL supply (3.3 V)
IOPF6
131
General-purpose I/O
(
↑)
BOOT_EN /
BOOT_EN
121
Boot ROM enable, GPO, XF. This pin will be sampled as input (BOOT_EN) to update SCSR2.3
(BOOT_EN bit) during reset and then driven as an output signal for XF. After reset, XF is driven
BOOT_EN /
XF
XF
121
(BOOT_EN bit) during reset and then driven as an output signal for XF. After reset, XF is driven
high. ROM devices do not have boot ROM, hence, no BOOT_EN modes. The BOOT_EN pin must
be driven with a passive circuit only.
(
↑)
PLLF
11
PLL loop filter input 1
PLLF2
10
PLL loop filter input 2
VCCP (5V)
58
Flash programming voltage pin. This pin must be connected to a 5-V supply for Flash
programming. The Flash cannot be programmed if this pin is connected to GND. When not
programming the Flash (i.e., during normal device operation), this pin can either be left connected
to the 5-V supply or it can be tied to GND. This pin must not be left floating at any time. Do not use
any current-limiting resistor in series with the 5-V supply on this pin. This pin is a “no connect” (NC)
on ROM parts (i.e., this pin is not connected to any circuitry internal to the device). Connecting this
pin to 5 V or leaving it open makes no difference on ROM parts.
TP1
60
Test pin 1. Do not connect.
TP2
63
Test pin 2. Do not connect.
† Bold, italicized pin names indicate pin function after reset.
‡ GPIO − General-purpose input/output pin. All GPIOs come up as input after reset.
§ It is highly recommended that VCCA be isolated from the digital supply voltage (and VSSA from digital ground) to maintain the specified accuracy
and improve the noise immunity of the ADC.
¶ Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high
# No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper
device operation.
LEGEND:
↑ − Internal pullup
↓ − Internal pulldown
(Typical active pullup/pulldown value is
±16 µA.)


Numéro de pièce similaire - SM320LF2407A-EP

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SM320LF2407APGEMEP TI1-SM320LF2407APGEMEP Datasheet
1Mb / 112P
[Old version datasheet]   DSP CONTROLLERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com