Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD0345BS8500RF Fiches technique(PDF) 53 Page - Texas Instruments

No de pièce AD0345BS8500RF
Description  RAD-TOLERANT CLASS-V FLOATING-POINT DIGITAL SIGNAL PROCESSOR
Download  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

AD0345BS8500RF Fiches technique(HTML) 53 Page - Texas Instruments

Back Button AD0345BS8500RF Datasheet HTML 49Page - Texas Instruments AD0345BS8500RF Datasheet HTML 50Page - Texas Instruments AD0345BS8500RF Datasheet HTML 51Page - Texas Instruments AD0345BS8500RF Datasheet HTML 52Page - Texas Instruments AD0345BS8500RF Datasheet HTML 53Page - Texas Instruments AD0345BS8500RF Datasheet HTML 54Page - Texas Instruments AD0345BS8500RF Datasheet HTML 55Page - Texas Instruments AD0345BS8500RF Datasheet HTML 56Page - Texas Instruments AD0345BS8500RF Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 61 page
background image
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
5
4
3
8
7
6
2
1
CLKX
FSX
DX
DR
SMJ320C6701-SP
www.ti.com
SGUS030F – APRIL 2000 – REVISED SEPTEMBER 2013
Timing Requirements for MCBSP as SPI Master or Slave: CLKSTOP = 10b, CLKXP = 1
(1) (2)
(see Figure 35)
MASTER
SLAVE
NO.
UNIT
MIN
MAX
MIN
MAX
4
tsu(DRV–CKXH)
Setup time, DR valid before CLKX high
12
2 – 3P
ns
5
th(CKXH–DRV)
Hold time, DR valid after CLKX high
4
5 + 6P
ns
(1)
The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock
frequency in ns. For example, when running parts at 140 MHz, use P = 7 ns.
(2)
For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
Switching Characteristics for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1
(1) (2)
(see Figure 35)
MASTER(3)
SLAVE
NO.
PARAMETER
UNIT
MIN
MAX
MIN
MAX
1
th(CKXH–FXL)
Hold time, FSX low after CLKX high(4)
T – 4
T + 4
ns
2
td(FXL–CKXL)
Delay time, FSX low to CLKX low(5)
H – 4
H + 4
ns
3
td(CKXL–DXV)
Delay time, CLKX low to DX valid
–4
4
3P + 1
5P + 17
ns
Disable time, DX high impedance following last
6
tdis(CKXH–DXHZ)
H – 2(6)
H + 3(6)
ns
data bit from CLKX high
Disable time, DX high impedance following last
7
tdis(FXH–DXHZ)
P + 4(6)
3P + 17(6)
ns
data bit from FSX high
8
td(FXL–DXV)
Delay time, FSX low to DX valid
2P + 1
4P + 13
ns
(1)
The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock
frequency in ns. For example, when running parts at 140 MHz, use P = 7 ns.
(2)
For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
(3)
S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)
= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
T = CLKX period = (1 + CLKGDV) * S
H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
(4)
FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on
FSX and FSR is inverted before being used internally.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
(5)
FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master
clock (CLKX).
(6)
This parameter is not tested.
Figure 35. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1
Timing Requirements for McBSP as SPI Master or Slave: CLKSTOP = 11b, CLKXP = 1
(1) (2)
(see Figure 36)
(1)
The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock
frequency in ns. For example, when running parts at 140 MHz, use P = 7 ns.
(2)
For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
53
Product Folder Links: SMJ320C6701-SP


Numéro de pièce similaire - AD0345BS8500RF

FabricantNo de pièceFiches techniqueDescription
logo
List of Unclassifed Man...
AD004-00 ETC2-AD004-00 Datasheet
159Kb / 12P
   Package Drawings and Specifications
logo
RHOPOINT COMPONENTS
AD004-00 RHOPOINT-AD004-00 Datasheet
74Kb / 1P
   GMR Digital Sensor Evaluation Kit
logo
Alpha Industries
AD004T2-00 ALPHA-AD004T2-00 Datasheet
196Kb / 3P
   GaAs MMIC Control FET in SOT 143 DC-2.5 GHz
AD004T2-00 ALPHA-AD004T2-00 Datasheet
130Kb / 2P
   GaAs MMIC FET Transfer Switch DC-4 GHz
AD004T2-11 ALPHA-AD004T2-11 Datasheet
196Kb / 3P
   GaAs MMIC Control FET in SOT 143 DC-2.5 GHz
More results

Description similaire - AD0345BS8500RF

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SMJ320C6701-SP TI1-SMJ320C6701-SP Datasheet
791Kb / 60P
[Old version datasheet]   RAD-TOLERANT CLASS-V FLOATING-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6747 TI-TMS320C6747 Datasheet
1Mb / 203P
[Old version datasheet]   Floating-point Digital Signal Processor
TMS320C6713B TI-TMS320C6713B_10 Datasheet
2Mb / 154P
[Old version datasheet]   FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6701 TI-SM320C6701 Datasheet
894Kb / 63P
[Old version datasheet]   FLOATING - POINT DIGITAL SIGNAL PROCESSOR
TMS320C6713 TI-TMS320C6713_05 Datasheet
2Mb / 148P
[Old version datasheet]   FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6701 TI-SMJ320C6701_07 Datasheet
925Kb / 64P
[Old version datasheet]   FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMV320C6727B-SP TI-SMV320C6727B-SP_15 Datasheet
573Kb / 112P
[Old version datasheet]   Floating-Point Digital Signal Processor
TMS320C6701 TI-TMS320C6701_08 Datasheet
967Kb / 70P
[Old version datasheet]   FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6701-EP TI1-SM320C6701-EP Datasheet
938Kb / 65P
[Old version datasheet]   FLOATING-POINT DIGITAL SIGNAL PROCESSOR
TMSC6701 TI-TMSC6701 Datasheet
862Kb / 64P
[Old version datasheet]   FLOATING POINT DIGITAL SIGNAL PROCESSOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com