Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

AD0345AS8500RF Fiches technique(PDF) 49 Page - Texas Instruments

No de pièce AD0345AS8500RF
Description  RAD-TOLERANT CLASS-V FLOATING-POINT DIGITAL SIGNAL PROCESSOR
Download  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

AD0345AS8500RF Fiches technique(HTML) 49 Page - Texas Instruments

Back Button AD0345AS8500RF Datasheet HTML 45Page - Texas Instruments AD0345AS8500RF Datasheet HTML 46Page - Texas Instruments AD0345AS8500RF Datasheet HTML 47Page - Texas Instruments AD0345AS8500RF Datasheet HTML 48Page - Texas Instruments AD0345AS8500RF Datasheet HTML 49Page - Texas Instruments AD0345AS8500RF Datasheet HTML 50Page - Texas Instruments AD0345AS8500RF Datasheet HTML 51Page - Texas Instruments AD0345AS8500RF Datasheet HTML 52Page - Texas Instruments AD0345AS8500RF Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 61 page
background image
SMJ320C6701-SP
www.ti.com
SGUS030F – APRIL 2000 – REVISED SEPTEMBER 2013
Switching Characteristics for McBSP
(1) (2) (3)
(see Figure 31)
NO.
PARAMETER
MIN
MAX
UNIT
Delay time, CLKS high to CLKR/X high for internal
1
td(CKSH–CKRXH)
3
15
ns
CLKR/X generated from CLKS input
CLKR/X
2
tc(CKRX)
Cycle time, CLKR/X
2P
ns
int
CLKR/X
3
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
C – 1(4)
C + 1(4)
ns
int
4
td(CKRH–FRV)
Delay time, CLKR high to internal FSR valid
CLKR int
–4
4
ns
CLKX int
–4
5
9
td(CKXH–FXV)
Delay time, CLKX high to internal FSX valid
ns
CLKX ext
3(5)
16(5)
CLKX int
–3(5)
2(5)
Disable time, DX high impedance following last data bit
12
tdis(CKXH–DXHZ)
ns
from CLKX high
CLKX ext
2(5)
9(5)
CLKX int
–2
4
13
td(CKXH–DXV)
Delay time, CLKX high to DX valid.
ns
CLKX ext
3
16
Delay time, FSX high to DX valid.
FSX int
–2(5)
4(5)
14
td(FXH–DXV)
ONLY applies when in data delay 0 (XDATDLY = 00b)
ns
FSX ext
2(5)
10(5)
mode.
(1)
CLKRP = CLKXP = FSRP = FSXP = 0 in the pin control register (PCR). If polarity of any of the signals is inverted, then the timing
references of that signal are also inverted.
(2)
Minimum delay times also represent minimum output hold times.
(3)
P = 1/CPU clock frequency in ns. For example, when running parts at 140 MHz, use P = 7 ns.
(4)
C = H or L
S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)
= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
(5)
This parameter is not tested.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
49
Product Folder Links: SMJ320C6701-SP


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn