Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD9985BSTZ-110 Fiches technique(PDF) 10 Page - Analog Devices

No de pièce AD9985BSTZ-110
Description  110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD9985BSTZ-110 Fiches technique(HTML) 10 Page - Analog Devices

Back Button AD9985BSTZ-110 Datasheet HTML 6Page - Analog Devices AD9985BSTZ-110 Datasheet HTML 7Page - Analog Devices AD9985BSTZ-110 Datasheet HTML 8Page - Analog Devices AD9985BSTZ-110 Datasheet HTML 9Page - Analog Devices AD9985BSTZ-110 Datasheet HTML 10Page - Analog Devices AD9985BSTZ-110 Datasheet HTML 11Page - Analog Devices AD9985BSTZ-110 Datasheet HTML 12Page - Analog Devices AD9985BSTZ-110 Datasheet HTML 13Page - Analog Devices AD9985BSTZ-110 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
AD9985
Rev. 0 | Page 10 of 32
Pin
Name
Function
SOGIN
Sync-on-Green Input
This input is provided to assist with processing signals with embedded sync, typically on the Green channel. The pin is
connected to a high speed comparator with an internally generated threshold. The threshold level can be programmed in
10 mV steps to any voltage between 10 mV and 330 mV above the negative peak of the input signal. The default voltage
threshold is 150 mV. When connected to an ac-coupled graphics signal with embedded sync, it will produce a noninverting
digital output on SOGOUT. (This is usually a composite sync signal, containing both vertical and horizontal sync information
that must be separated before passing the horizontal sync signal to Hsync.) When not used, this input should be left
unconnected. For more details on this function and how it should be configured, refer to the Sync-on-Green section.
CLAMP
External Clamp Input
This logic input may be used to define the time during which the input signal is clamped to ground. It should be exercised
when the reference dc level is known to be present on the analog input channels, typically during the back porch of the
graphics signal. The CLAMP pin is enabled by setting control bit Clamp Function to 1 (Register 0FH, Bit 7, default is 0). When
disabled, this pin is ignored and the clamp timing is determined internally by counting a delay and duration from the trailing
edge of the Hsync input. The logic sense of this pin is controlled by Clamp Polarity Register 0FH, Bit 6. When not used, this pin
must be grounded and Clamp Function programmed to 0.
COAST
Clock Generator Coast Input (Optional)
This input may be used to cause the pixel clock generator to stop synchronizing with Hsync and continue producing a clock at
its current frequency and phase. This is useful when processing signals from sources that fail to produce horizontal sync pulses
during the vertical interval. The COAST signal is generally not required for PC-generated signals. The logic sense of this pin is
controlled by Coast Polarity (Register 0FH, Bit 3). When not used, this pin may be grounded and Coast Polarity programmed to
1, or tied HIGH (to VD through a 10 kΩ resistor) and Coast Polarity programmed to 0. Coast Polarity defaults to 1 at power-up.
REF
BYPASS
Internal Reference BYPASS
Bypass for the internal 1.25 V band gap reference. It should be connected to ground through a 0.1 µF capacitor. The absolute
accuracy of this reference is ±4%, and the temperature coefficient is ±50 ppm, which is adequate for most AD9985 applica-
tions. If higher accuracy is required, an external reference may be employed instead.
MIDSCV
Midscale Voltage Reference BYPASS
Bypass for the internal midscale voltage reference. It should be connected to ground through a 0.1 µF capacitor. The exact
voltage varies with the gain setting of the Blue channel.
FILT
External Filter Connection
For proper operation, the pixel clock generator PLL requires an external filter. Connect the filter shown in Figure 8 to this pin.
For optimal performance, minimize noise and parasitics on this node.
POWER SUPPLY
VD
Main Power Supply
These pins supply power to the main elements of the circuit. They should be filtered and as quiet as possible.
VDD
Digital Output Power Supply
A large number of output pins (up to 25) switching at high speed (up to 110 MHz) generates a lot of power supply transients
(noise). These supply pins are identified separately from the VD pins so special care can be taken to minimize output noise
transferred into the sensitive analog circuitry. If the AD9985 is interfacing with lower voltage logic, VDD may be connected to a
lower supply voltage (as low as 2.5 V) for compatibility.
PVD
Clock Generator Power Supply
The most sensitive portion of the AD9985 is the clock generation circuitry. These pins provide power to the clock PLL and help
the user design for optimal performance. The designer should provide quiet, noise-free power to these pins.
GND
Ground
The ground return for all circuitry on-chip. It is recommended that the AD9985 be assembled on a single solid ground plane,
with careful attention given to ground current paths.


Numéro de pièce similaire - AD9985BSTZ-110

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9985A AD-AD9985A Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A/PCB AD-AD9985A/PCB Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985ABSTZ-110 AD-AD9985ABSTZ-110 Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985AKSTZ-110 AD-AD9985AKSTZ-110 Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985AKSTZ-140 AD-AD9985AKSTZ-140 Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
More results

Description similaire - AD9985BSTZ-110

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9883A AD-AD9883A Datasheet
229Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985 AD-AD9985_15 Datasheet
355Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9883A AD-AD9883A_15 Datasheet
235Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985A AD-AD9985A Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A_15 Datasheet
629Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9883 AD-AD9883 Datasheet
177Kb / 24P
   110 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9884A AD-AD9884A_15 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A Datasheet
186Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. B
AD9884AKSZ-140 AD-AD9884AKSZ-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888_15 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com