Moteur de recherche de fiches techniques de composants électroniques |
|
ADC1061 Fiches technique(PDF) 2 Page - National Semiconductor (TI) |
|
|
ADC1061 Fiches technique(HTML) 2 Page - National Semiconductor (TI) |
2 / 11 page Simplified Block and Connection Diagrams (Continued) Ordering Information Industrial (−40˚C ≤ T A ≤ 85˚C) Package ADC1061CIN N20A ADC1061CIWM M20B Pin Descriptions Symbol Function DV CC, AV CC (1, 6) These are the digital and analog positive supply voltage inputs. They should always be connected to the same voltage source, but are brought out separately to allow for separate bypass capacitors. Each supply pin should be bypassed with a 0.1 µF ceramic capacitor in parallel with a 10 µF tantalum capacitor. INT (2) This is the active low interrupt output. INT goes low at the end of each conversion, and returns to a high state following the rising edge of RD . S/H(3) This is the Sample/Hold control input. When this pin is forced low, it causes the analog input signal to be sampled and initiates a new conversion. RD (4) This is the active low Read control input. When this pin is low, any data present in the ADC1061’s output registers will be placed on the data bus. In Mode 2, the Read signal must be low until INT goes low. Until INT goes low, the data at the output pins will be incorrect. CS (5) This is the active low Chip Select control input. This pin enables the S /H and RD inputs. V REF−, V REF+ (7, 9) These are the reference voltage inputs. They may be placed at any voltage between GND − 50 mV and V CC + 50 mV, but VREF+ must be greater than VREF−. An input voltage equal to VREF− produces an output code of 0, and an input voltage equal to V REF+ − 1LSB produces an output code of 1023. V IN (8) This is the analog input pin. The impedance of the source should be less than 500 Ω for best accuracy and conversion speed. To avoid damage to the ADC1061, V IN should not be allowed to extend beyond the power supply voltages by more than 300 mV unless the drive current is limited. For accurate conversions, V IN should not extend more than 50 mV beyond the supply voltages. GND (10) This is the power supply ground pin. The ground pin should be connected to a “clean” ground reference point. DB0–DB9 (11-20) These are the TRI-STATE output pins. Dual-In-Line Package DS010559-1 Top View Order Number ADC1061CIN or ADC1061CIWM See NS Package J20A, M20B or N20A www.national.com 2 |
Numéro de pièce similaire - ADC1061 |
|
Description similaire - ADC1061 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |