SW

VBST

EN

VFB

GND

VO

4

5

6

2

1

7

VIN

SS

VIN

VREG5

EN

Logic

SW

PGND

Protection

Logic

Ref

SS

UVLO

UVLO

Softstart

SS

REF

TSD

Ref

VREG5

8

VIN

Ceramic

Capacitor

3

SGND

SGND

PGND

PWM

+

-

+

OCP

+

-

VREG5

XCON

VREG5

Control Logic

1 shot

ON

TPS54327

www.ti.com

SLVSAG1C – DECEMBER 2010 – REVISED DECEMBER 2015

7 Detailed Description

7.1 Overview

The TPS54327 device is a 3-A synchronous step-down (buck) converter with two integrated N-channel

MOSFETs. It operates using D-CAP2 mode control. The fast transient response of D-CAP2 control reduces the

output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use

of low ESR output capacitors including ceramic and special polymer types.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 PWM Operation

The main control loop of the TPS54327 is an adaptive ON-time pulse width modulation (PWM) controller that

supports a proprietary D-CAP2 mode control. D-CAP2 mode control combines constant on-time control with an

internal compensation circuit for pseudo-fixed frequency and low external component count configuration with

both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

Copyright © 2010–2015, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Links: TPS54327