Moteur de recherche de fiches techniques de composants électroniques |
|
SI8040AA-B-IU Fiches technique(PDF) 11 Page - Silicon Laboratories |
|
SI8040AA-B-IU Fiches technique(HTML) 11 Page - Silicon Laboratories |
11 / 23 page Si80xx Rev. 1.0 11 3.1. Device Startup Outputs are held low during powerup until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs. 3.2. Undervoltage Lockout Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. Both Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A unconditionally enters UVLO when VDD1 falls below VDD1(UVLO–) and exits UVLO when VDD1 rises above VDD1(UVLO+). Side B operates the same as Side A with respect to its VDD2 supply. See Figure 5 for more details. Figure 5. Device Behavior during Normal Operation INPUT VDD1 UVLO- VDD2 UVLO+ UVLO- UVLO+ OUTPUT tSTART tSTART tSTART tPHL tPLH tSD |
Numéro de pièce similaire - SI8040AA-B-IU |
|
Description similaire - SI8040AA-B-IU |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |