 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
TLV320AIC3105 Fiches technique(PDF) 25 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
TLV320AIC3105 Fiches technique(HTML) 25 Page - Texas Instruments |
|
|
25 / 103 page  H(z) + N0 ) N1 z*1 32, 768 * D1 z*1 TLV320AIC3105 www.ti.com SLAS513C – FEBRUARY 2007 – REVISED DECEMBER 2014 Feature Description (continued) MCLK (MHz) P R J D ACHIEVED fS(ref) % ERROR 48 4 1 7 5264 44,100 0 fS(ref) = 48 kHz 2.048 1 1 48 0 48,000 0 3.072 1 1 32 0 48,000 0 4.096 1 1 24 0 48,000 0 6.144 1 1 16 0 48,000 0 8.192 1 1 12 0 48,000 0 12 1 1 8 1920 48,000 0 13 1 1 7 5618 47,999.71 –0.0006 16 1 1 6 1440 48,000 0 19.2 1 1 5 1200 48,000 0 19.68 1 1 4 9951 47,999.79 –0.0004 48 4 1 8 1920 48,000 0 10.3.3.2 Stereo Audio ADC The TLV320AIC3105 includes a stereo audio ADC, which uses a delta-sigma modulator with 128-times oversampling in single-rate mode, followed by a digital decimation filter. The ADC supports sampling rates from 8 kHz to 48 kHz in single-rate mode, and up to 96 kHz in dual-rate mode. Whenever the ADC or DAC is in operation, the device requires that an audio master clock be provided and appropriate audio clock generation be set up within the device. In order to provide optimal system power dissipation, the stereo ADC can be powered one channel at a time, to support the case where only mono record capability is required. In addition, both channels can be fully powered or entirely powered down. The integrated digital decimation filter removes high-frequency content and down-samples the audio data from an initial sampling rate of 128 fS to the final output sampling rate of fS. The decimation filter provides a linear phase output response with a group delay of 17/fS. The –3-dB bandwidth of the decimation filter extends to 0.45 fS and scales with the sample rate (fS). The filter has minimum 75-dB attenuation over the stop band from 0.55 fS to 64 fS. Independent digital high-pass filters are also included with each ADC channel, with a corner frequency that can be independently set. Because of the oversampling nature of the audio ADC and the integrated digital decimation filtering, requirements for analog antialiasing filtering are very relaxed. The TLV320AIC3105 integrates a second-order analog antialiasing filter with 20-dB attenuation at 1 MHz. This filter, combined with the digital decimation filter, provides sufficient antialiasing filtering without requiring additional external components. The ADC is preceded by a programmable gain amplifier (PGA), which allows analog gain control from 0 dB to 59.5 dB in steps of 0.5 dB. The PGA gain changes are implemented with an internal soft-stepping algorithm that only changes the actual volume level by one 0.5-dB step every one or two ADC output samples, depending on the register programming (see page 0, registers 19 and 22). This soft-stepping ensures that volume control changes occur smoothly with no audible artifacts. On reset, the PGA gain defaults to a mute condition, and on power down, the PGA soft-steps the volume to mute before shutting down. A read-only flag is set whenever the gain applied by PGA equals the desired value set by the register. The soft-stepping control can also be disabled by programming a register bit. When soft stepping is enabled, the audio master clock must be applied to the part after the ADC power-down register is written to ensure the soft-stepping to mute has completed. When the ADC power-down flag is no longer set, the audio master clock can be shut down. 10.3.3.2.1 Stereo Audio ADC High-Pass Filter Often in audio applications it is desirable to remove the dc offset from the converted audio data stream. The TLV320AIC3105 has a programmable first-order high-pass filter which can be used for this purpose. The digital filter coefficients are in 16-bit format and therefore use two 8-bit registers for each of the three coefficients, N0, N1, and D1. The transfer function of the digital high-pass filter is of the form: (1) Copyright © 2007–2014, Texas Instruments Incorporated Submit Documentation Feedback 25 Product Folder Links: TLV320AIC3105 |
Numéro de pièce similaire - TLV320AIC3105 |
|
Description similaire - TLV320AIC3105 |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
