Moteur de recherche de fiches techniques de composants électroniques |
|
54ACT174 Fiches technique(PDF) 2 Page - National Semiconductor (TI) |
|
|
54ACT174 Fiches technique(HTML) 2 Page - National Semiconductor (TI) |
2 / 8 page Connection Diagrams Functional Description The ’AC/’ACT174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops. Each D in- put’s state is transferred to the corresponding flip-flop’s out- put following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset (MR) will force all outputs LOW in- dependent of Clock or Data inputs. The ’AC/’ACT174 is use- ful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements. Truth Table Inputs Output MR CP D Q LX X L H N HH H N LL HL X Q H = HIGH Voltage Level L = LOW Voltage Level N = LOW-to-HIGH Transition X = Immaterial Logic Diagram Pin Assignment for DIP and Flatpak DS100277-3 Pin Assignment for LCC DS100277-4 DS100277-5 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. www.national.com 2 |
Numéro de pièce similaire - 54ACT174 |
|
Description similaire - 54ACT174 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |