Moteur de recherche de fiches techniques de composants électroniques |
|
N01S830BAT22IT Fiches technique(PDF) 2 Page - ON Semiconductor |
|
N01S830BAT22IT Fiches technique(HTML) 2 Page - ON Semiconductor |
2 / 13 page N01S830HA, N01S830BA http://onsemi.com 2 Table 2. PIN NAMES Pin Name Pin Function CS Chip Select SCK Serial Clock SI / SIO0 Data Input − SPI mode Data Input/Output 0 − DUAL and QUAD mode SO / SIO1 Data Output − SPI mode Data Input/Output 1 − DUAL and QUAD mode NC / SIO2 No Connect − SPI and DUAL mode Data Input/Output 2 − QUAD mode HOLD / SIO3 HOLD Version HOLD Input − SPI and DUAL mode Data Input/Output 3 − QUAD mode VBAT BBU Version Battery Supply − SPI and DUAL mode VCC Power VSS Ground Figure 1. Functional Block Diagram SRAM Array Control Logic Interface Circuitry Decode Logic Data Flow Circuitry CS SI / SIO0 SO / SIO1 SIO2 HOLD / SIO3 SCK Battery Controls VBAT (HOLD Version) (BBU Version) Table 3. CONTROL SIGNAL DESCRIPTIONS Signal Mode Used Name Description CS All Chip Select A low level selects the device and a high level puts the device in standby mode. If CS is brought high during a program cycle, the cycle will complete and then the device will enter standby mode. When CS is high, SO is in high-Z. CS must be driven low after power-up prior to any sequence being started. SCK All Serial Clock Synchronizes all activities between the memory and controller. All incoming addresses, data and instructions are latched on the rising edge of SCK. Data out is updated after the falling edge of SCK. SI SPI Serial Data In Receives instructions, addresses and data on the rising edge of SCK. SO SPI Serial Data Out Data is transferred out after the falling edge of SCK. HOLD SPI and DUAL Hold A high level is required for normal operation. Once the device is selected and a serial sequence is started, this input may be taken low to pause serial communication without resetting the serial sequence. The pin must be brought low while SCK is low for immediate use. If SCK is not low, the HOLD function will not be invoked until the next SCK high to low transition. The device must remain selected during this sequence. SO is high-Z during the Hold time and SI and SCK are inputs are ignored. To resume operations, HOLD must be pulled high while the SCK pin is low. Lowering the HOLD input at any time will take to SO output to High-Z. VBAT SPI and DUAL Battery Voltage Provides the battery power connection to retain data in battery backed mode. |
Numéro de pièce similaire - N01S830BAT22IT |
|
Description similaire - N01S830BAT22IT |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |