 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
TPS61280A Fiches technique(PDF) 9 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
TPS61280A Fiches technique(HTML) 9 Page - Texas Instruments |
|
|
9 / 54 page  TPS61280A, TPS61281A, TPS61282A www.ti.com SLVSCG9A – MAY 2014 – REVISED SEPTEMBER 2014 9.6 I 2C Interface Timing Characteristics(1) PARAMETER TEST CONDITIONS MIN MAX UNIT Standard mode 100 kHz Fast mode 400 kHz Fast mode plus 1 MHz f(SCL) SCL Clock Frequency High-speed mode (write operation), CB – 100 pF max 3.4 MHz High-speed mode (read operation), CB – 100 pF max 3.4 MHz High-speed mode (write operation), CB – 400 pF max 1.7 MHz High-speed mode (read operation), CB – 400 pF max 1.7 MHz Standard mode 4.7 μs Bus Free Time Between a STOP and tBUF Fast mode 1.3 μs START Condition Fast mode plus 0.5 μs Standard mode 4 μs Fast mode 600 ns Hold Time (Repeated) START tHD, tSTA Condition Fast mode plus 260 ns High-speed mode 160 ns Standard mode 4.7 μs Fast mode 1.3 μs tLOW LOW Period of the SCL Clock Fast mode plus 0.5 μs High-speed mode, CB – 100 pF max 160 ns High-speed mode, CB – 400 pF max 320 ns Standard mode 4 μs Fast mode 600 ns tHIGH HIGH Period of the SCL Clock Fast mode plus 260 ns High-speed mode, CB – 100 pF max 60 ns High-speed mode, CB – 400 pF max 120 ns Standard mode 4.7 μs Fast mode 600 ns Setup Time for a Repeated START tSU, tSTA Condition Fast mode plus 260 ns High-speed mode 160 ns Standard mode 250 ns Fast mode 100 ns tSU, tDAT Data Setup Time Fast mode plus 50 ns High-speed mode 10 ns Standard mode 0 3.45 μs Fast mode 0 0.9 μs tHD, tDAT Data Hold Time Fast mode plus 0 μs High-speed mode, CB – 100 pF max 0 70 ns High-speed mode, CB – 400 pF max 0 150 ns Standard mode 1000 ns Fast mode 20 + 0.1 CB 300 ns tRCL Rise Time of SCL Signal Fast mode plus 120 ns High-speed mode, CB – 100 pF max 10 40 ns High-speed mode, CB – 400 pF max 20 80 ns Standard mode 20 + 0.1 CB 1000 ns Fast mode 20 + 0.1 CB 300 ns Rise Time of SCL Signal After a Repeated tRCL1 START Condition and After an Fast mode plus 120 ns Acknowledge BIT High-speed mode, CB – 100 pF max 10 80 ns High-speed mode, CB – 400 pF max 20 160 ns (1) Specified by design. Not tested in production. Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Links: TPS61280A TPS61281A TPS61282A |
Numéro de pièce similaire - TPS61280A_15 |
|
Description similaire - TPS61280A_15 |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
