Moteur de recherche de fiches techniques de composants électroniques |
|
AM1810 Fiches technique(PDF) 68 Page - Texas Instruments |
|
AM1810 Fiches technique(HTML) 68 Page - Texas Instruments |
68 / 262 page AM1810 SPRS709D – NOVEMBER 2010 – REVISED MARCH 2014 www.ti.com 5.5 Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Junction Temperature (Unless Otherwise Noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DVDD= 3.15V, IOH = -4 mA 2.4 V High-level output voltage (dual-voltage LVCMOS IOs at 3.3V)(1) DVDD= 3.15V, IOH = -100 μA 2.95 V VOH High-level output voltage DVDD= 1.71V, IOH = -2 mA DVDD-0.45 V (dual-voltage LVCMOS IOs at 1.8V)(1) DVDD= 3.15V, IOL = 4mA 0.4 V Low-level output voltage (dual-voltage LVCMOS I/Os at 3.3V) DVDD= 3.15V, IOL = 100 μA 0.2 V VOL Low-level output voltage DVDD= 1.71V, IOL = 2mA 0.45 V (dual-voltage LVCMOS I/Os at 1.8V) VI = VSS to DVDD without opposing ±9 μA internal resistor Input current(1) VI = VSS to DVDD with opposing 70 310 μA (dual-voltage LVCMOS I/Os) internal pullup resistor (3) II (2) VI = VSS to DVDD with opposing -75 -270 μA internal pulldown resistor (3) VI = VSS to DVDD with opposing Input current (DDR2/mDDR I/Os) -77 -286 μA internal pulldown resistor (3) High-level output current(1) IOH -6 mA (dual-voltage LVCMOS I/Os) Low-level output current(1) IOL 6 mA (dual-voltage LVCMOS I/Os) Input capacitance (dual-voltage 3 pF LVCMOS) Capacitance Output capacitance (dual-voltage 3 pF LVCMOS) (1) These IO specifications apply to the dual-voltage IOs only and do not apply to DDR2/mDDR or SATA interfaces. DDR2/mDDR IOs are 1.8V IOs and adhere to the JESD79-2A standard. USB0 I/Os adhere to the USB2.0 standard. USB1 I/Os adhere to the USB1.1 standard. SATA I/Os adhere to the SATA-I and SATA-II standards. (2) II applies to input-only pins and bi-directional pins. For input-only pins, II indicates the input leakage current. For bi-directional pins, II indicates the input leakage current and off-state (Hi-Z) output leakage current. (3) Applies only to pins with an internal pullup (IPU) or pulldown (IPD) resistor. The pull-up and pull-down strengths shown represent the minimum and maximum strength across process variation. 68 Specifications Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AM1810 |
Numéro de pièce similaire - AM1810_15 |
|
Description similaire - AM1810_15 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |