 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
DAC5674 Fiches technique(PDF) 7 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
DAC5674 Fiches technique(HTML) 7 Page - Texas Instruments |
|
|
7 / 40 page  DAC5674 SLWS148A − SEPTEMBER 2003 − REVISED OCTOBER 2005 www.ti.com 7 Terminal Functions TERMINAL I/O DESCRIPTION NAME NO. I/O DESCRIPTION AGND 37, 41, 44 I Analog ground return AVDD 45, 46 I Analog supply voltage BIASJ 40 O Full-scale output current bias CLK 29 I External clock input CLKC 30 I Complementary external clock input CLKGND 31 I Ground return for internal clock buffer CLKVDD 32 I Internal clock buffer supply voltage D[13..0] 3−16 I Data bits 0 through 13 D13 is most significant data bit (MSB) D0 is least significant data bit (MSB) DIV[1..0] 27,28 I PLL prescaler divide ratio settings DGND 1, 2, 19, 24 I Digital ground return DVDD 21, 47, 48 I Digital supply voltage EXTIO 39 I/O Used as external reference input when internal reference is disabled (i.e., EXTLO connected to AVDD). Used as internal reference output when EXTLO = AGND, requires a 0.1- µF decoupling capacitor to AGND when used as reference output EXTLO 38 I For internal reference connect to AGND. Connect to AVDD to disable the internal reference HP1 17 I Filter 1 high-pass setting. Active high HP2 18 I Filter 2 high-pass setting. Active high IOGND 20 I Input digital ground return IODVDD 22 I Input digital supply voltage IOUT1 43 O DAC current output. Full scale when all input bits are set 1 IOUT2 42 O DAC complementary current output. Full scale when all input bits are 0 LPF 35 I PLL loop filter connection PLLGND 33 I Ground return for internal PLL PLLLOCK 25 O PLL lock status bit. PLL is locked to input clock when high. Provides output clock equal to the data rate when the PLL is disabled. PLLVDD 34 I Internal PLL supply voltage. Connect to PLLGND to disable PLL clock multiplier. RESET 26 I Reset internal registers. Active high SLEEP 36 I Asynchronous hardware power-down input. Active high. Internally pull down. X4 23 I 4 × interpolation mode. Active high. Filter 1 is bypassed when connected to DGND |
Numéro de pièce similaire - DAC5674_15 |
|
Description similaire - DAC5674_15 |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
