Moteur de recherche de fiches techniques de composants électroniques |
|
ADV7344 Fiches technique(PDF) 4 Page - Analog Devices |
|
ADV7344 Fiches technique(HTML) 4 Page - Analog Devices |
4 / 108 page ADV7344 Data Sheet Rev. B | Page 4 of 108 REVISION HISTORY 2/12—Rev. A to Rev. B Change to Features Section ............................................................. 1 Moved Revision History Section.................................................... 4 Changes to Table 1............................................................................ 5 Changes to Digital Input/Output Specifications— 1.8 V Section ..................................................................................... 8 Changes to Table 21........................................................................ 34 Changes to Table 24........................................................................ 37 Changes to Table 29........................................................................ 42 Changes to 24-/30-Bit 4:4:4 RGB Mode Section ........................ 50 Deleted ED/HD Nonstandard Timing Mode Section, Figure 58, and Table 42, Renumbered Sequentially ..................................... 54 Added External Sync Polarity Section ......................................... 57 Changed SD Subcarrier Frequency Lock, Subcarrier Phase Reset, and Timing Reset Section to SD Subcarrier Frequency Lock Section .................................................................................... 58 Deleted Subaddress 0x84, Bits[2:1] Section, Timing Reset (TR) Mode Section, Subcarrier Phase Reset (SCR) Mode Section, and Figure 59................................................................................... 55 Deleted Figure 60............................................................................ 56 Changes to ED/HD Test Patterns Section................................... 87 3/09—Rev. 0 to Rev. A Changes to Features Section............................................................ 1 Deleted Detailed Features Section, Changes to Table 1............... 4 Changes to Figure 1.......................................................................... 5 Changes to Table 6............................................................................ 7 Added Digital Input/Output Specifications—1.8 V Section and Table 7 ................................................................................................ 7 Changes to Digital Timing Specifications—3.3 V Section and Table 8 ................................................................................................ 8 Added Table 9.................................................................................... 9 Changes to MPU Port Timing Specifications Section, Default Conditions ......................................................................... 10 Added Power Specifications Section, Default Conditions........ 10 Added Video Performance Specifications, Default Conditions ....................................................................................... 11 Changes to Table 13........................................................................ 19 Changes to Table 15........................................................................ 20 Changes to MPU Port Description Section ................................ 27 Changes to I2C Operation Section ............................................... 27 Added Table 16 ............................................................................... 27 Changes to Table 17 ....................................................................... 29 Changes to Table 18 ....................................................................... 30 Changes to Table 21, 0x30 Bit Description ................................. 33 Changes to Table 22, 0x31, Bit Description ................................ 34 Changes to Table 23 ....................................................................... 35 Changes to Table 29 ....................................................................... 40 Changes to Table 30 ....................................................................... 41 Changes to Table 31 ....................................................................... 43 Changes to Table 32 ....................................................................... 45 Added Table 33 ............................................................................... 45 Added Table 34 ............................................................................... 46 Changes to Standard Definition Only Section ........................... 47 Added Figure 52 ............................................................................. 49 Changes to Figure 56...................................................................... 50 Renamed Features Section to Design Features Section............. 52 Changes to ED/HD Nonstandard Timing Mode Section......... 52 Added HD Interlace External P_HSYNC and P_VSYNC Considerations Section.................................................................. 53 Changes to SD Subcarrier Frequency Lock, Subcarrier Phase Reset, and Timing Reset Section.................................................. 53 Changes to Subaddress 0x8C to Subaddress 0x8F Section....... 55 Changes to Programming the FSC Section................................... 55 Changes to Subaddress 0x82, Bit 4 Section................................. 55 Added SD Manual CSC Matrix Adjust Feature Section............ 58 Changes to Subaddress 0x9C to Subaddress 0x9F Section....... 59 Changes to SD Brightness Detect Section................................... 60 Changes to Figure 70...................................................................... 62 Added Sleep Mode Section ........................................................... 69 Changes to Pixel and Control Port Readback Section .............. 69 Added SD Teletext Insertion Section........................................... 69 Added Unused Pins Section.......................................................... 71 Added Figure 85 and Figure 86 .................................................... 71 Changes to Power Supply Sequencing Section........................... 73 Changes to Figure 93...................................................................... 76 Changes to SD Wide Screen Signaling Section .......................... 78 Changes to Internal Test Pattern Generation Section ............... 80 Changes to SD Timing, Mode 0 (CCIR-656)—Slave Option (Subaddress 0x8A = XXXXX000) Section.................................. 81 Added Configuration Scripts Section.......................................... 93 10/06—Revision 0: Initial Version |
Numéro de pièce similaire - ADV7344_15 |
|
Description similaire - ADV7344_15 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |