Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7868 Fiches technique(PDF) 4 Page - Analog Devices

No de pièce AD7868
Description  LC MOS Complete, 12-Bit Analog I/O System
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7868 Fiches technique(HTML) 4 Page - Analog Devices

  AD7868_15 Datasheet HTML 1Page - Analog Devices AD7868_15 Datasheet HTML 2Page - Analog Devices AD7868_15 Datasheet HTML 3Page - Analog Devices AD7868_15 Datasheet HTML 4Page - Analog Devices AD7868_15 Datasheet HTML 5Page - Analog Devices AD7868_15 Datasheet HTML 6Page - Analog Devices AD7868_15 Datasheet HTML 7Page - Analog Devices AD7868_15 Datasheet HTML 8Page - Analog Devices AD7868_15 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
AD7868
–4–
REV. B
Limit at TMIN, TMAX
Limit at TMIN, TMAX
Parameter
(A, B Versions)
(T Version)
Units
Conditions/Comments
ADC TIMING
t1
50
50
ns min
CONVST
Pulse Width
t2
3
440
440
ns min
RCLK Cycle Time, Internal Clock
t3
100
100
ns min
RFS
to RCLK Falling Edge Setup Time
t4
20
20
ns min
RCLK Rising Edge to RFS
100
100
ns max
t5
4
155
155
ns max
RCLK to Valid Data Delay, CL = 35 pF
t6
4
4
ns min
Bus Relinquish Time after RCLK
100
100
ns max
t13
5
2 RCLK +200 to
2 RCLK +200 to
ns typ
CONVST
to RFS Delay
3 RCLK + 200
3 RCLK + 200
DAC TIMING
t7
50
50
ns min
TFS
to TCLK Falling Edge
t8
75
100
ns min
TCLK Falling Edge to TFS
t9
6
150
200
ns min
TCLK Cycle Time
t10
30
40
ns min
Data Valid to TCLK Setup Time
t11
75
100
ns min
Data Valid to TCLK Hold Time
t12
40
40
ns min
LDAC
Pulse Width
NOTES
1Timing specifications are sample tested at +25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a
voltage level of 1.6 V.
2Serial timing is measured with a 4.7 k
Ω pull-up resistor on DR and RFS and a 2 kΩ pull-up resistor on RCLK . The capacitance on all three output is 35 pF.
3When using internal clock, RCLK mark/space ratio (measured from a voltage level of 1.6 V) range is 40/60 to 60/40. For external clock, RCLK mark/space ratio =
external clock mark/space ratio.
4DR will drive higher capacitance loads but this will add to t
5 since it increases the external RC time constant (4.7 k Ω/CL) and hence the time to reach 2.4 V.
5Time 2 RCLK to 3 RCLK depends on conversion start to ADC clock synchronization.
6TCLK mark/space ratio is 40/60 to 60/40.
TIMING CHARACTERISTICS1, 2
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7868 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
ABSOLUTE MAXIMUM RATINGS*
(TA = +25°C unless otherwise noted)
VDD to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
VSS to AGND . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –7 V
AGND to DGND . . . . . . . . . . . . . . . . . –0.3 V to VDD +0.3 V
VOUT to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . VSS to VDD
VIN to AGND . . . . . . . . . . . . . . . . VSS –0.3 V to VDD + 0.3 V
RO ADC to AGND . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
RO DAC to AGND . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
RI DAC to AGND . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
Digital Inputs to AGND . . . . . . . . . . . –0.3 V to VDD + 0.3 V
Digital Outputs to AGND . . . . . . . . . . –0.3 V to VDD + 0.3 V
Operating Temperature Range
A, B Versions . . . . . . . . . . . . . . . . . . . . . . . –40
°C to +85°C
T Version . . . . . . . . . . . . . . . . . . . . . . . . . –55
°C to +125°C
Storage Temperature Range . . . . . . . . . . . . –65
°C to +150°C
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . +300
°C
Power Dissipation (Any Package) to +75
°C . . . . . . . . 450 mW
Derates above +75
°C by . . . . . . . . . . . . . . . . . . . . 10 mW/°C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those listed in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
DIP
RO ADC
DGND
TCLK
DT
RI DAC
AGND
CONTROL
CLK
RCLK
DR
DGND
AGND
RO DAC
NC
VDD
NC = NO CONNECT
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
10
11
12
9
AD7868
TOP VIEW
(Not to Scale)
CONVST
RFS
VSS
VOUT
VIN
TFS
LDAC
VDD
VSS
SOIC
RO ADC
DGND
TCLK
DT
RI DAC
AGND
CONTROL
CLK
RCLK
DR
DGND
AGND
RO DAC
NC
VDD
NC = NO CONNECT
1
7
8
9
24
23
22
21
20
19
18
17
16
15
14
12
13
AD7868
TOP VIEW
(Not to Scale)
CONVST
RFS
VSS
VOUT
VIN
TFS
LDAC
10
11
3
4
5
6
2
28
27
26
25
NC
NC
NC
NC
VDD
VSS
PIN CONFIGURATIONS
(VDD = +5 V
5%, VSS = –5 V
5%, AGND = DGND = 0 V)


Numéro de pièce similaire - AD7868_15

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7868AN AD-AD7868AN Datasheet
337Kb / 16P
   LC2MOS Complete, 12-Bit Analog I/O System
REV. B
AD7868AQ AD-AD7868AQ Datasheet
337Kb / 16P
   LC2MOS Complete, 12-Bit Analog I/O System
REV. B
AD7868AR AD-AD7868AR Datasheet
337Kb / 16P
   LC2MOS Complete, 12-Bit Analog I/O System
REV. B
AD7868BN AD-AD7868BN Datasheet
337Kb / 16P
   LC2MOS Complete, 12-Bit Analog I/O System
REV. B
AD7868BQ AD-AD7868BQ Datasheet
337Kb / 16P
   LC2MOS Complete, 12-Bit Analog I/O System
REV. B
More results

Description similaire - AD7868_15

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7869 AD-AD7869_15 Datasheet
224Kb / 16P
   LC MOS Complete, 14-Bit Analog I/O System
REV. B
AD7868 AD-AD7868 Datasheet
337Kb / 16P
   LC2MOS Complete, 12-Bit Analog I/O System
REV. B
AD7869 AD-AD7869 Datasheet
297Kb / 16P
   LC2MOS Complete, 14-Bit Analog I/O System
REV. A
AD7774 AD-AD7774_15 Datasheet
1Mb / 16P
   LC MOS ANALOG I/O PORT
REV. A
AD7847 AD-AD7847_15 Datasheet
494Kb / 12P
   LC MOS Complete Dual 12 Bit MDACs
REV. C
AD7837ANZ AD-AD7837ANZ Datasheet
494Kb / 12P
   LC MOS COMPLETE, DUAL 12-BIT MDACS
REV. C
AD7837 AD-AD7837_15 Datasheet
494Kb / 12P
   LC MOS Complete Dual 12 Bit MDACs
REV. C
AD7837BRZ AD-AD7837BRZ Datasheet
494Kb / 12P
   LC MOS Complete, Dual 12-Bit MDACs
REV. C
AD7845 AD-AD7845_15 Datasheet
196Kb / 12P
   LC MOS Complete 12-Bit Multiplying DAC
REV. B
AD7572AJNZ10 AD-AD7572AJNZ10 Datasheet
819Kb / 12P
   LC MOS Complete, High Speed 12-Bit ADC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com