Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CA3304A Fiches technique(PDF) 10 Page - Intersil Corporation

No de pièce CA3304A
Description  4-Bit, 25 MSPS, Flash A/D Converters
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  INTERSIL [Intersil Corporation]
Site Internet  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CA3304A Fiches technique(HTML) 10 Page - Intersil Corporation

Back Button CA3304A Datasheet HTML 3Page - Intersil Corporation CA3304A Datasheet HTML 4Page - Intersil Corporation CA3304A Datasheet HTML 5Page - Intersil Corporation CA3304A Datasheet HTML 6Page - Intersil Corporation CA3304A Datasheet HTML 7Page - Intersil Corporation CA3304A Datasheet HTML 8Page - Intersil Corporation CA3304A Datasheet HTML 9Page - Intersil Corporation CA3304A Datasheet HTML 10Page - Intersil Corporation CA3304A Datasheet HTML 11Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 10 / 11 page
background image
4-16
Offset Trim
In general offset correction can be done in the preamp
circuitry by introducing a DC shift to VIN or by the offset trim
of the op amp. When this is not possible the VREF- input can
be adjusted to produce an offset trim.
The theoretical input voltage to produce the first transition is
1/
2 LSB. The equation is as follows:
VIN (0 to 1 transition) =
1/
2 LSB =
1/
2(VREF/16)
= VREF/32.
Adjust offset by applying this input voltage and adjusting the
VREF- voltage or input amplifier offset until an output code
alternating between 0 and 1 occurs.
Gain Trim
In general the gain trim can also be done in the preamp circuitry
by introducing a gain adjustment for the op amp. When this is
not possible, then a gain adjustment circuit should be made to
adjust the reference voltage. To perform this trim, VIN should be
set to the 15 to overflow transition. That voltage is 1/2 LSB less
than VREF+ and is calculated as follows:
VlN (15 to 16 transition) = VREF - VREF/32
= VREF (31/32).
To perform the gain trim, first do the offset trim and then
apply the required VIN for the 15 to overflow transition. Now
adjust VREF+ until that transition occurs on the outputs.
Layout, Input And Supply Considerations
The CA3304 should be mounted on a ground-planed,
printed-circuit board, with good high-frequency decoupling
capacitors mounted as close as possible. If the supply is
noisy, decouple VAA+ with a resistor as shown in Figure 12A.
The CA3304 outputs current spikes to its input at the start of
the
auto-balance
and
sample
clock
phases.
A
low
impedance source, such as a locally-terminated 50
Ω coax
cable, should be used to drive the input terminal. A fast-
settling buffer such as the HA-5033, HA-5242, or CA3450
should be used if the source is high impedance. The VREF
terminals also have current spikes, and should be well
bypassed.
Care should be taken to keep digital signals away from the
analog input, and to keep digital ground currents away from
the analog ground. If possible, the analog ground should be
connected to digital ground only at the CA3304.
Bipolar Operation
The CA3304, with separate analog (VAA+, VAA-) and digital
(VDD, VSS) supply pins, allows true bipolar or negative input
operation. The VAA- pin may be returned to a negative
supply (observing maximum voltage ratings to VAA+ or VDD
and recommended rating to VSS), thus allowing the VREF-
potential also to be negative. Figure 12B shows operation
with an input range of -1V to +1V. Similarly, VAA+ and
VREF+ could be maintained at a higher voltage than VDD,
for an input range above the digital supply.
Digital Input And Output Levels
The clock input is a CMOS inverter operating from and with
logic input levels determined by the VAA supplies. If VAA+ or
VAA- are outside the range of the digital supplies, it may be
necessary to level shift the clock input to meet the required
30% to 70% of VAA input swing. Figure 12B shows an exam-
ple for a negative VAA-.
An alternate way of driving the clock is to capacitively couple
the pin from a source of at least 1VP-P. An internal 50kΩ
feedback resistor will keep the DC level at the intrinsic trip
point. Extremely non-symmetrical clock waveforms should
be avoided, however.
The remaining digital inputs and outputs are referenced to
VDD and VSS. If TTL or other lower voltage sources are to
drive the CA3304, either pull-up resistors or CD74HCT
series “QMOS” buffers are recommended.
5-Bit Resolution
To obtain 5-bit resolution, two CA3304s can be wired together.
Necessary ingredients include an open-ended ladder net-
work, an overflow indicator, three-state outputs, and chip-
enable controls - all of which are available on the CA3304.
The first step for connecting a 5-bit circuit is to totem-pole
the ladder networks, as illustrated in Figure 13. Since the
absolute-resistance value of each ladder may vary, external
trim of the mid-reference voltage may be required.
The overflow output of the lower device now becomes the
fifth bit. When it goes high, all counts must come from the
upper device. When it goes low, all counts must come from
the lower device. This is done simply by connecting the
lower overflow signal to the CE1 control of the lower A/D
converter and the CE2 control of the upper A/D converter.
The three-state outputs of the two devices (bits 1 through 4)
are now connected in parallel to complete the circuitry.
Definitions
Dynamic Performance Definitions
Fast Fourier Transform (FFT) techniques are used to evaluate
the dynamic performance of the CA3304. A low distortion sine
wave is applied to the input, it is sampled, and the output is
stored in RAM. The data is then transformed into the fre-
quency domain with a 4096 point FFT and analyzed to evalu-
ate the dynamic performance of the A/D. The sine wave input
to the part is -0.5dB down from full scale for all these tests.
Signal-to-Noise (SNR)
SNR is the measured RMS signal to RMS noise at a speci-
fied input and sampling frequency. The noise is the RMS
sum of all of the spectral components except the fundamen-
tal and the first five harmonics.
Signal-to-Noise + Distortion Ratio (SINAD)
SINAD is the measured RMS signal to RMS sum of all other
spectral components below the Nyquist frequency excluding DC.
CA3304, CA3304A


Numéro de pièce similaire - CA3304A

FabricantNo de pièceFiches techniqueDescription
logo
Intersil Corporation
CA3304A INTERSIL-CA3304A Datasheet
295Kb / 12P
   4-Bit, 25 MSPS, Flash A/D Converters
CA3304AD INTERSIL-CA3304AD Datasheet
295Kb / 12P
   4-Bit, 25 MSPS, Flash A/D Converters
CA3304AE INTERSIL-CA3304AE Datasheet
295Kb / 12P
   4-Bit, 25 MSPS, Flash A/D Converters
CA3304AM INTERSIL-CA3304AM Datasheet
295Kb / 12P
   4-Bit, 25 MSPS, Flash A/D Converters
More results

Description similaire - CA3304A

FabricantNo de pièceFiches techniqueDescription
logo
Intersil Corporation
CA3304 INTERSIL-CA3304_02 Datasheet
295Kb / 12P
   4-Bit, 25 MSPS, Flash A/D Converters
HI3304 INTERSIL-HI3304 Datasheet
117Kb / 12P
   4-Bit, 25 MSPS, Flash A/D Converter
August 1997
HI3304 INTERSIL-HI3304_02 Datasheet
289Kb / 12P
   4-Bit, 25 MSPS, Flash A/D Converter
CA3306 INTERSIL-CA3306 Datasheet
111Kb / 16P
   6-Bit, 15 MSPS, Flash A/D Converters
August 1997
CA3306 INTERSIL-CA3306_02 Datasheet
341Kb / 17P
   6-Bit, 15 MSPS, Flash A/D Converters
logo
Fairchild Semiconductor
TDC1044A FAIRCHILD-TDC1044A Datasheet
79Kb / 16P
   Monolithic Video A/D Converter 4-Bit, 25 Msps
logo
Analog Devices
AD9713B AD-AD9713B_15 Datasheet
333Kb / 12P
   12-Bit, 100 MSPS D/A Converters
REV. B
AD9032 AD-AD9032_15 Datasheet
253Kb / 8P
   12-Bit 25 MSPS A/D Converter
REV. 0
AD9713 AD-AD9713_15 Datasheet
2Mb / 8P
   12 BIT 100 MSPS D/A CONVERTERS
REV. A
AD9712B AD-AD9712B_15 Datasheet
271Kb / 12P
   12-Bit, 100 MSPS D/A Converters
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com