Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

AD1959 Fiches technique(PDF) 8 Page - Analog Devices

No de pièce AD1959
Description  PLL/Multibit DAC
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD1959 Fiches technique(HTML) 8 Page - Analog Devices

  AD1959_15 Datasheet HTML 1Page - Analog Devices AD1959_15 Datasheet HTML 2Page - Analog Devices AD1959_15 Datasheet HTML 3Page - Analog Devices AD1959_15 Datasheet HTML 4Page - Analog Devices AD1959_15 Datasheet HTML 5Page - Analog Devices AD1959_15 Datasheet HTML 6Page - Analog Devices AD1959_15 Datasheet HTML 7Page - Analog Devices AD1959_15 Datasheet HTML 8Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 8 / 8 page
background image
REV. 0
–8–
AD1959
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
28-Lead Small Outline Package (SSOP)
(RS-28)
0.009 (0.229)
0.005 (0.127)
0.03 (0.762)
0.022 (0.558)
8
0
0.008 (0.203)
0.002 (0.050)
0.07 (1.79)
0.066 (1.67)
0.078 (1.98)
0.068 (1.73)
0.015 (0.38)
0.010 (0.25)
SEATING
PLANE
0.0256
(0.65)
BSC
0.311 (7.9)
0.301 (7.64)
0.212 (5.38)
0.205 (5.21)
28
15
14
1
0.407 (10.34)
0.397 (10.08)
PIN 1
Table I. DAC Control Register
Bit 11:10
Bit 9:8
Bit 7
Bit 6
Bit 5:4
Bit 3:2
Bit 1:0
Interpolation
Serial Data
Serial Data
De-Emphasis
SPI Register
Factor
Width
Output Phase
Soft Mute
Format
Filter
Address
00 = 8
×*
00 = 24 Bits
*
0 = Noninverted
*
0 = No Mute
*
00 = I
2S*
00 = None
*
01
01 = 4
×
01 = 20 Bits
1 = Inverted
1 = Muted
00 = Right Justified
01 = 44.1 kHz
10 = 2
×
10 = 16 Bits
10 = DSP
10 =32 kHz
11 = Not Allowed
11 = 16 Bits
11 = Left Justified
11 = 48 kH
z
*Default Setting.
Table II. DAC Volume Registers
Bit 15:2
Bit 1:0
Volume
SPI Register Address
14 Bits, Unsigned
00 = Left Volume
14 Bits, Unsigned
10 = Right Volume
Default is full volume.
Table III. PLL Control Register
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7:6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1:0
PLL2
PLL1
XTAL
REF_Div2
SPI
Power-
Power-
Power-
Power-
SCLK1
SCLK2
MCLK
Register
Down
Down
Down
Down
fS
Select
Double
Select
Mode
Address
0 = On
*
0 = On
*
0 = On
*
0 = No Div
*
00 = 48 kHz
*
0 =256
*
0 = fS*
0 = 512
× 4.1 kHz* 0 = Output* 11
1 = Power- 1 = Power-
1 = Power-
1 = Div by 2
01 = Not
1 =384
1 = 2
× f
S
1 = 512
× f
S
1 = Input
Down
Down
Down
Allowed
10 = 32 kHz
11 = 44.1 kHz
*Default Setting.


Html Pages

1  2  3  4  5  6  7  8 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn