![]() |
Moteur de recherche de fiches techniques de composants électroniques |
|
TSB43EA42 Fiches technique(PDF) 6 Page - Texas Instruments |
|
TSB43EA42 Fiches technique(HTML) 6 Page - Texas Instruments |
6 / 12 page ![]() TSB43EC42 M6 External CPU or PCI Interface Async TX FIFO MPEG2 Demux MPEG2 Transport Stream from Satellite or Cable SDRAM CPU PCI or 68K Bus Graphics Controller 1394 Bus MPEG2 Transport Stream TSB43Ex4x SLLA275C – APRIL 2008 – REVISED FEBRUARY 2010 www.ti.com In a set-top box application (see Figure 2), the set-top box receives the MPEG2 transport stream from either satellite or cable sources. The MPEG2 transport stream is input to the TSB43EC42/43 HSDI port in AES encrypted format. The TSB43EC42/43 decrypts the packets received over the HSDI port, performs any PID filtering or packet insertion, encrypts the stream using M6 cipher, and transmits the stream over IEEE 1394. The set-top box also creates on screen display (OSD) graphics to transmit to the sink device. The system inputs the OSD data to the TSB43EC42/43 asynchronous transmit buffer. The TSB43EC42/43 transmits the OSD using asynchronous packets to the sink device. Figure 2. TSB43EC42/43 in STB Application 6 Submit Documentation Feedback Copyright © 2008–2010, Texas Instruments Incorporated |
Numéro de pièce similaire - TSB43EA42 |
|
Description similaire - TSB43EA42 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |