Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TSB81BA3-EP Fiches technique(PDF) 8 Page - Texas Instruments

No de pièce TSB81BA3-EP
Description  IEEE 1394b THREE-PORT CABLE TRANSCEIVER 
Download  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

TSB81BA3-EP Fiches technique(HTML) 8 Page - Texas Instruments

Back Button TSB81BA3-EP_14 Datasheet HTML 4Page - Texas Instruments TSB81BA3-EP_14 Datasheet HTML 5Page - Texas Instruments TSB81BA3-EP_14 Datasheet HTML 6Page - Texas Instruments TSB81BA3-EP_14 Datasheet HTML 7Page - Texas Instruments TSB81BA3-EP_14 Datasheet HTML 8Page - Texas Instruments TSB81BA3-EP_14 Datasheet HTML 9Page - Texas Instruments TSB81BA3-EP_14 Datasheet HTML 10Page - Texas Instruments TSB81BA3-EP_14 Datasheet HTML 11Page - Texas Instruments TSB81BA3-EP_14 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 58 page
background image
TSB81BA3EP
IEEE 1394b THREEPORT CABLE TRANSCEIVER/ARBITER
SGLS194A − SEPTEMBER 2003 − REVISED JULY 2005
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
TYPE
NO.
I/O
DESCRIPTION
LCLK
CMOS
7
I
Link clock. Link-provided 98.304-MHz clock signal to synchronize data transfers from link to the PHY
when the PHY-link interface is in the 1394b mode. A bus holder is built into this terminal.
LKON/DS2
CMOS
2
I/O
Link-on output/Data-strobe-only input for port 2. This terminal may be connected to the link-on input
terminal of the LLC through a 1-k
Ω resistor if the link-on input is available on the link layer.
Data-strobe-only mode for port 2. 1394a-only port 0 enable programming terminal. On hardware re-
set, this terminal allows the user to select whether port 2 acts like a 1394b bilingual port (terminal at
logic 0) or as a 1394a−2000-only port (terminal at logic 1). Programming is accomplished by tying the
terminal low through a 1-k
Ω or less resistor to enable 1394b bilingual mode or high through a 1-kΩ or
less resistor to enable 1394a−2000-only mode. A bus holder is built into this terminal
After hardware reset, this terminal is the link-on output, which notifies the LLC or other power-up logic
to power up and become active. The link-on output is a square wave signal with a period of approxi-
mately 163 ns (8 PCLK cycles) when active. The link-on output is otherwise driven low, except during
hardware reset when it is high impedance.
The link-on output is activated if the LLC is inactive (the LPS input inactive or the LCtrl bit cleared) and
when one:
a) The PHY receives a link-on PHY packet addressed to this node
b) The PEI (port-event interrupt) register bit is 1, or
c) Any of the CTOI (configuration-timeout interrupt), CPSI (cable-power-status interrupt), or
STOI (state-timeout interrupt) register bits are 1 and the RPIE (resuming-port interrupt enable)
register bit is also 1.
d) The PHY is power cycled and the power class is 0 through 4
Once activated, the link-on output is active until the LLC becomes active (both the LPS input active
and the LCtrl bit set). The PHY also deasserts the link-on output when a bus-reset occurs unless the
link-on output is otherwise active because one of the interrupt bits is set (that is, the link-on output is
active due solely to the reception of a link-on PHY packet).
In the case of power cycling the PHY, the LKON signal must stop after 167
µs if the above conditions
have not been met.
NOTE: If an interrupt condition exists which otherwise causes the link-on output to be activated if the
LLC were inactive, then the link-on output is activated when the LLC subsequently becomes inactive.
LPS
CMOS
80
I
Link power status input. This terminal monitors the active/power status of the link-layer controller
(LLC) and controls the state of the PHY-LLC interface. This terminal must be connected to either the
VDD supplying the LLC through an approximately 1-kΩ resistor or to a pulsed output which is active
when the LLC is powered. A pulsed signal must be used when an isolation barrier exists between the
LLC and PHY (see Figure 8).
The LPS input is considered inactive if it is sampled low by the PHY for more than a LPS_RESET time
(~2.6
µs), and is considered active otherwise (that is, asserted steady high or an oscillating signal
with a low time less than 2.6
µs). The LPS input must be high for at least 22 ns to be guaranteed to be
observed as high by the PHY.
When the TSB81BA3 detects that the LPS input is inactive, it places the PHY-LLC interface into a
low-power reset state. In the reset state, the CTL (CTL0 and CTL1) and D (D0 to D7) outputs are held
in the logic 0 state and the LREQ input is ignored; however, the PCLK output remains active. If the
LPS input remains low for more than a LPS_DISABLE time (~26
µs), then the PHY-LLC interface is
put into a low-power disabled state in which the PCLK output is also held inactive. The PHY-LLC
interface is placed into the disabled state upon hardware reset.
The LLC state that is communicated in the self-ID packet is considered active only if both the LPS
input is active and the LCtrl register bit is set to 1. The LLC state that is communicated in the self-ID
packet is considered inactive if either the LPS input is inactive or the LCtrl register bit is cleared to 0.
LREQ
CMOS
3
I
LLC request input. The LLC uses this input to initiate a service request to the TSB81BA3. A bus holder
is built into this terminal.
PC0
PC1
PC2
CMOS
66
67
68
I
Power class programming inputs. On hardware reset, these inputs set the default value of the power
class indicated during self-ID. Programming is done by tying the terminals high through a 1-k
Ω or
smaller resistor or by tying directly to ground through a 1-k
Ω or smaller resistor. Bus holders are built
into these terminals.


Numéro de pièce similaire - TSB81BA3-EP_14

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
TSB81BA3-EP TI-TSB81BA3-EP Datasheet
764Kb / 56P
[Old version datasheet]   IEEE 1394B THREE-PORT CABLE TRANSCEIVER/ARBITER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com