Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

SN54LS109A Fiches technique(PDF) 1 Page - Motorola, Inc

No de pièce SN54LS109A
Description  DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
Download  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  MOTOROLA [Motorola, Inc]
Site Internet  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

SN54LS109A Fiches technique(HTML) 1 Page - Motorola, Inc

  SN54LS109A Datasheet HTML 1Page - Motorola, Inc SN54LS109A Datasheet HTML 2Page - Motorola, Inc SN54LS109A Datasheet HTML 3Page - Motorola, Inc SN54LS109A Datasheet HTML 4Page - Motorola, Inc  
Zoom Inzoom in Zoom Outzoom out
 1 / 4 page
background image
5-181
FAST AND LS TTL DATA
DUAL JK POSITIVE
EDGE-TRIGGERED FLIP-FLOP
The SN54/ 74LS109A consists of two high speed completely independent
transition clocked JK flip-flops. The clocking operation is independent of rise
and fall times of the clock waveform. The JK design allows operation as a D
flip-flop by simply connecting the J and K pins together.
LOGIC DIAGRAM
SET (SD)
CLEAR (CD)
5(11)
1(15)
CLOCK
4(12)
J
2(14)
K
3(13)
Q
6(10)
Q
7(9)
MODE SELECT — TRUTH TABLE
OPERATING MODE
INPUTS
OUTPUTS
OPERATING MODE
SD
CD
J
K
Q
Q
Set
Reset (Clear)
*Undetermined
Load “1” (Set)
Hold
Toggle
Load “0” (Reset)
L
H
L
H
H
H
H
H
L
L
H
H
H
H
X
X
X
h
l
h
l
X
X
X
h
h
l
l
H
L
H
H
q
q
L
L
H
H
L
q
q
H
* Both outputs will be HIGH while both SD and CD are LOW, but the output states
are unpredictable if SD and CD go HIGH simultaneously.
H, h = HIGH Voltage Level
L, I = LOW Voltage Level
X = Don’t Care
l, h (q) = Lower case letters indicate the state of the referenced input (or output)
l, h (q) = one set-up time prior to the LOW to HIGH clock transition.
SN54/74LS109A
DUAL JK POSITIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
N SUFFIX
PLASTIC
CASE 648-08
16
1
16
1
ORDERING INFORMATION
SN54LSXXXJ
Ceramic
SN74LSXXXN
Plastic
SN74LSXXXD
SOIC
16
1
D SUFFIX
SOIC
CASE 751B-03
LOGIC SYMBOL
VCC = PIN 16
GND = PIN 8
5
11
2
4
3
6
7
1
14
12
13
10
9
15
J
Q
CP
K
Q
SD
CD
J
Q
CP
K
Q
SD
CD


Html Pages

1  2  3  4 


Fiches technique Télécharger

Go To PDF Page

Numéro de composants électroniques

No de pièceDescriptionHtml ViewFabricant
DV74ACT109 Dual JK Positive Edge-triggered Flip-Flop 1  2  3  4  5  AVG Semiconductors(HITEK)
54AC109 Dual JK Positive Edge-Triggered Flip-Flop 1  2  3  4  5  More National Semiconductor (TI)
74F74 Dual D-Type Positive Edge-Triggered Flip-Flop 1  2  3  4  5  More Fairchild Semiconductor
74ALS109A Dual J-K positive edge-triggered flip-flop with set and reset 1  2  3  4  5  More NXP Semiconductors
74AC74 Dual D-Type Positive Edge-Triggered Flip-Flop 1  2  3  4  5  More Fairchild Semiconductor
MC74AC74 DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP 1  2  3  4  5  More Motorola, Inc
MC74AC109 Dual JK Positive Edge−Triggered Flip−Flop 1  2  3  4  5  More ON Semiconductor
74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop 1  2  3  4  5  More Fairchild Semiconductor
74LCX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs 1  2  3  4  5  More Fairchild Semiconductor
74LVQ74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop 1  2  3  4  5  More Fairchild Semiconductor

Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn