Moteur de recherche de fiches techniques de composants électroniques |
|
CAT25080LE-G Fiches technique(PDF) 10 Page - ON Semiconductor |
|
CAT25080LE-G Fiches technique(HTML) 10 Page - ON Semiconductor |
10 / 19 page CAT25080, CAT25160 http://onsemi.com 10 READ OPERATIONS Read from Memory Array To read from memory, the host sends a READ instruction followed by a 16−bit address (see Table 13 for the number of significant address bits). After receiving the last address bit, the CAT25080/160 will respond by shifting out data on the SO pin (as shown in Figure 9). Sequentially stored data can be read out by simply continuing to run the clock. The internal address pointer is automatically incremented to the next higher address as data is shifted out. After reaching the highest memory address, the address counter “rolls over” to the lowest memory address, and the read cycle can be continued indefinitely. The read operation is terminated by taking CS high. Read Status Register To read the status register, the host simply sends a RDSR command. After receiving the last bit of the command, the CAT25080/160 will shift out the contents of the status register on the SO pin (Figure 10). The status register may be read at any time, including during an internal write cycle. While the internal write cycle is in progress, the RDSR command will output the full content of the status register (New product, Rev. D) or the RDY (Ready) bit only (i.e., data out = FFh) for previous product revision C (Mature product). For easy detection of the internal write cycle completion, both during writing to the memory array and to the status register, we recommend sampling the RDY bit only through the polling routine. After detecting the RDY bit “0”, the next RDSR instruction will always output the expected content of the status register. Figure 9. READ Timing SCK SI SO BYTE ADDRESS* 012345678 9 7 6 5 4 3 2 1 0 DATA OUT MSB HIGH IMPEDANCE OPCODE 21 20 22 23 24 25 26 27 28 29 30 00 0 0 0 1 1 Dashed Line = mode (1, 1) A0 AN CS * Please check the Byte Address Table (Table 13) 0 10 Figure 10. RDSR Timing 01 2 3 4 5 6 7 8 10 911 12 13 14 SCK SI DATA OUT MSB HIGH IMPEDANCE OPCODE SO 7 6 5 4 3 2 1 0 00 0 0 0 1 0 1 Dashed Line = mode (1, 1) CS |
Numéro de pièce similaire - CAT25080LE-G |
|
Description similaire - CAT25080LE-G |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |