Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7302BR Fiches technique(PDF) 10 Page - Analog Devices

No de pièce AD7302BR
Description  2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7302BR Fiches technique(HTML) 10 Page - Analog Devices

Back Button AD7302BR Datasheet HTML 6Page - Analog Devices AD7302BR Datasheet HTML 7Page - Analog Devices AD7302BR Datasheet HTML 8Page - Analog Devices AD7302BR Datasheet HTML 9Page - Analog Devices AD7302BR Datasheet HTML 10Page - Analog Devices AD7302BR Datasheet HTML 11Page - Analog Devices AD7302BR Datasheet HTML 12Page - Analog Devices AD7302BR Datasheet HTML 13Page - Analog Devices AD7302BR Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
AD7302
–10–
REV. 0
Automatic Update Mode
In this mode of operation the
LDAC signal is permanently tied
low. The state of the
LDAC is sampled on the rising edge of
WR. LDAC being low allows the selected DAC register to be
automatically updated on the rising edge of
WR. The output
update occurs on the rising edge of
WR. Figure 23 shows the
timing associated with the automatic update mode of operation
and also the status of the various registers during this frame.
A/B
CS
WR
D7–D0
LDAC = 0
HOLD
HOLD
TRACK
I/P REG (MLE)
TRACK
HOLD
DAC REG (SLE)
TRACK
VOUT
Figure 23. Timing and Register Arrangement for Auto-
matic Update Mode
Simultaneous Update Mode
In this mode of operation the
LDAC signal is used to update both
DAC outputs simultaneously. The state of the
LDAC is sampled
on the rising edge of
WR. If LDAC is high, the automatic update
mode is disabled and both DAC latches are updated at any time
after the write by taking
LDAC low. The output update occurs
on the falling edge of
LDAC. LDAC must be taken back high
again before the next data transfer takes place. Figure 24
shows the timing associated with the simultaneous update mode
of operation and also the status of the various registers during
this frame.
A/B
CS
WR
D7–D0
LDAC
HOLD
HOLD
TRACK
I/P REG (MLE)
TRACK
HOLD
DAC REG (SLE)
VOUT
HOLD
Figure 24. Timing and Register Arrangement for Simulta-
neous Update Mode
POWER-ON RESET
The AD7302 has a power-on reset circuit designed to allow
output stability during power-up. This circuit holds the DACs
in a reset state until a write takes place to the DAC. In the reset
state all zeros are latched into the input registers of each DAC
and the DAC registers are in transparent mode, thus the output
of both DACs is held at ground potential until a write takes
place to the DAC. The power-on reset circuitry generates a
PON STRB signal, which is a gating signal used within the logic
to identify a power-on condition.
POWER-DOWN FEATURES
The AD7302 has a power-down feature. This is implemented
by exercising the external
PD pin; an active low signal puts the
complete DAC into power-down mode. When in power-down
the current consumption of the device is reduced to 1
µA max at
25
°C and 2 µA max over temperature, making the device
suitable for use in portable battery powered equipment. When
power-down is activated, the reference bias servo loop and the
output amplifiers with their associated linear circuitry are
powered down, the reference resistors are open circuited to
further reduce the power consumption. The output sees a load
of approximately 23 k
Ω to GND when in power-down mode as
shown in Figure 25. The contents of the data registers are
unaffected when in power-down mode. The device comes out
of power-down in typically 13
µs (see Figure 10).
IDAC
11.7k
11.7k
VREF
VDD
Figure 25. Output Stage During Power-Down
Analog Outputs
The AD7302 contains two independent voltage output DACs
with 8-bit resolution and rail-to-rail operation. The output buffer
provides a gain of two at the output. Figures 2 to 4 show the
source and sink capabilities of the output amplifier. The slew
rate of the output amplifier is typically 7.5 V/
µs and has a full-
scale settling to 8 bits with a 100 pF capacitive load in typically
1.2
µs.
The input coding to the DAC is straight binary. Table I shows
the binary transfer function for the AD7302. Figure 26 shows
the DAC transfer function for binary coding. Any DAC output
voltage can be expressed as:
VOUT = 2
× V
REF (N/256)
where:
N
is the decimal equivalent of the binary input code.
N ranges from 0 to 255.


Numéro de pièce similaire - AD7302BR

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7302BR AD-AD7302BR Datasheet
292Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302BR AD-AD7302BR Datasheet
218Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302BRU AD-AD7302BRU Datasheet
292Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302BRU AD-AD7302BRU Datasheet
218Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302BRUZ AD-AD7302BRUZ Datasheet
218Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
More results

Description similaire - AD7302BR

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7302BNZ AD-AD7302BNZ Datasheet
295Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302BRUZ AD-AD7302BRUZ Datasheet
218Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302 AD-AD7302_15 Datasheet
295Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7302 AD-AD7302 Datasheet
292Kb / 16P
   2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
REV. 0
AD7801 AD-AD7801 Datasheet
219Kb / 16P
   2.7 V to 5.5 V, Parallel Input, Voltage Output 8-Bit DAC
REV. 0
AD7801BRUZ AD-AD7801BRUZ Datasheet
222Kb / 16P
   2.7 V to 5.5 V, Parallel Input, Voltage Output 8-Bit DAC
REV. 0
AD7801BRZ-REEL AD-AD7801BRZ-REEL Datasheet
222Kb / 16P
   2.7 V to 5.5 V, Parallel Input, Voltage Output 8-Bit DAC
REV. 0
AD7801 AD-AD7801_15 Datasheet
222Kb / 16P
   2.7 V to 5.5 V, Parallel Input, Voltage Output 8-Bit DAC
REV. 0
AD7303BRZ AD-AD7303BRZ Datasheet
292Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
AD7303 AD-AD7303 Datasheet
361Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com