Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD5390BSTZ-5 Fiches technique(PDF) 8 Page - Analog Devices

No de pièce AD5390BSTZ-5
Description  40-Channel, 3 V/5 V, Single-Supply 12-Bit, denseDAC
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5390BSTZ-5 Fiches technique(HTML) 8 Page - Analog Devices

Back Button AD5390BSTZ-5 Datasheet HTML 4Page - Analog Devices AD5390BSTZ-5 Datasheet HTML 5Page - Analog Devices AD5390BSTZ-5 Datasheet HTML 6Page - Analog Devices AD5390BSTZ-5 Datasheet HTML 7Page - Analog Devices AD5390BSTZ-5 Datasheet HTML 8Page - Analog Devices AD5390BSTZ-5 Datasheet HTML 9Page - Analog Devices AD5390BSTZ-5 Datasheet HTML 10Page - Analog Devices AD5390BSTZ-5 Datasheet HTML 11Page - Analog Devices AD5390BSTZ-5 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 40 page
background image
AD5381
Data Sheet
Rev. D | Page 8 of 40
TIMING CHARACTERISTICS
SERIAL INTERFACE TIMING
DVDD = 2.7 V to 5.5 V; AVDD= 4.5 V to 5.5 V or 2.7 V to 3.6 V; AGND = DGND = 0 V;
all specifications T
MIN to TMAX, unless otherwise noted.
Table 5.
Parameter 1, 2, 3
Limit at T
MIN, TMAX
Unit
Description
t
1
33
ns min
SCLK cycle time
t
2
13
ns min
SCLK high time
t
3
13
ns min
SCLK low time
t
4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t
5
4
13
ns min
24th SCLK falling edge to SYNC falling edge
t
6
4
33
ns min
Minimum SYNC low time
t
7
10
ns min
Minimum SYNC high time
t
7A
50
ns min
Minimum SYNC high time in Readback mode
t
8
5
ns min
Data setup time
t
9
4.5
ns min
Data hold time
t
10
4
30
ns max
24th SCLK falling edge to BUSY falling edge
t
11
670
ns max
BUSY pulse width low (single channel update)
t
12
4
20
ns min
24th SCLK falling edge to LDAC falling edge
t
13
20
ns min
LDAC pulse width low
t
14
2
µs max
BUSY rising edge to DAC output response time
t
15
0
ns min
BUSY rising edge to LDAC falling edge
t
16
100
ns min
LDAC falling edge to DAC output response time
t
17
3
µs typ
DAC output settling time
t
18
20
ns min
CLR pulse width low
t
19
40
µs max
CLR pulse activation time
t
20
5
20
ns max
SCLK rising edge to SDO valid
t
21
5
5
ns min
SCLK falling edge to SYNC rising edge
t
22
5
8
ns min
SYNC rising edge to SCLK rising edge
t
23
20
ns min
SYNC rising edge to LDAC falling edge
1 Guaranteed by design and characterization, not production tested.
2 All input signals are specified with t
r = tf = 5 ns (10% to 90% of VCC) and are timed from a voltage level of 1.2 V.
3 See Figure 2, Figure 3, Figure 4, and Figure 5.
4 Standalone mode only.
5 Daisy-chain mode only.
CL
50pF
TO OUTPUT PIN
VOH (MIN) OR
VOL (MAX)
200
µA
200
µA
IOL
IOH
Figure 2. Load Circuit for Digital Output Timing


Numéro de pièce similaire - AD5390BSTZ-5

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD5390BSTZ-5 AD-AD5390BSTZ-5 Datasheet
1Mb / 44P
   8-/16-Channel, 3 V/5 V, Serial Input, Single-Supply, 12-/14-Bit Voltage Output
Rev. E
More results

Description similaire - AD5390BSTZ-5

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD5381 AD-AD5381_15 Datasheet
805Kb / 40P
   40-Channel, 3 V/5 V, Single-Supply, 12-Bit, denseDAC
Rev. E
AD5380 AD-AD5380_15 Datasheet
1Mb / 40P
   40-Channel, 3 V/5 V, Single-Supply, 14-Bit, denseDAC
REV. D
AD5383 AD-AD5383_15 Datasheet
726Kb / 40P
   32-Channel, 3 V/5 V, Single-Supply, 12-Bit, denseDAC
REV. D
AD5384 AD-AD5384_15 Datasheet
732Kb / 33P
   40-Channel, 3 V/5 V, Single-Supply, Serial, 14-Bit denseDAC
REV. C
AD5382 AD-AD5382_15 Datasheet
872Kb / 40P
   32-Channel, 3 V/5 V, Single-Supply, 14-Bit denseDAC
REV. D
AD5381 AD-AD5381 Datasheet
1Mb / 36P
   40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
REV. A
AD5383 AD-AD5383 Datasheet
1Mb / 40P
   32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
REV. 0
AD5384 AD-AD5384 Datasheet
1Mb / 36P
   40-Channel, 3 V/5 V, Single-Supply, Serial, 14-Bit Voltage Output DAC
REV. A
AD7859APZ AD-AD7859APZ Datasheet
405Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS8-Channel, 12-Bit Sampling ADCs
REV. A
AD7859 AD-AD7859 Datasheet
535Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com