Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

AD5024 Fiches technique(PDF) 17 Page - Analog Devices

No de pièce AD5024
Description  Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5024 Fiches technique(HTML) 17 Page - Analog Devices

Back Button AD5024 Datasheet HTML 13Page - Analog Devices AD5024 Datasheet HTML 14Page - Analog Devices AD5024 Datasheet HTML 15Page - Analog Devices AD5024 Datasheet HTML 16Page - Analog Devices AD5024 Datasheet HTML 17Page - Analog Devices AD5024 Datasheet HTML 18Page - Analog Devices AD5024 Datasheet HTML 19Page - Analog Devices AD5024 Datasheet HTML 20Page - Analog Devices AD5024 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 24 page
background image
AD5066
Rev. A | Page 17 of 24
POWER-ON RESET
The AD5066 contains a power-on reset circuit that controls
the output voltage during power-up. By connecting the POR
pin low, the AD5066 output powers up to 0 V; by connecting
the POR pin high, the AD5066 output powers up to midscale.
The output remains powered up at this level until a valid write
sequence is made to the DAC. This is useful in applications
where it is important to know the state of the output of the DAC
while it is in the process of powering up. There is also a software
executable reset function that resets the DAC to the power-on
reset code. Command 0111 is reserved for this reset function
(see Table 7). Any events on LDAC or CLR during power-on
reset are ignored.
Table 10. 32-Bit Input Shift Register Contents for Power-Up/Power-Down Function
MSB
LSB
DB31 to
DB28
DB27
DB26
DB25
DB24
DB23 to
DB20
DB10 to
DB19
DB9
DB8
DB4 to
DB7
DB3
DB2
DB1
DB0
X
0
1
0
0
X
X
PD1
PD0
X
DAC D
DAC C
DAC B
DAC A
Don’t
cares
Command bits (C2 to C0)
Address bits
(A3 to A0)—
don’t cares
Don’t
cares
Power-down
mode
Don’t
cares
Power-down/power-up channel
selection—set bit to 1 to select


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn