Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD5024 Fiches technique(PDF) 7 Page - Analog Devices

No de pièce AD5024
Description  Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5024 Fiches technique(HTML) 7 Page - Analog Devices

Back Button AD5024 Datasheet HTML 3Page - Analog Devices AD5024 Datasheet HTML 4Page - Analog Devices AD5024 Datasheet HTML 5Page - Analog Devices AD5024 Datasheet HTML 6Page - Analog Devices AD5024 Datasheet HTML 7Page - Analog Devices AD5024 Datasheet HTML 8Page - Analog Devices AD5024 Datasheet HTML 9Page - Analog Devices AD5024 Datasheet HTML 10Page - Analog Devices AD5024 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
AD5066
Rev. A | Page 7 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
VDD
VREFB
VOUTC
VOUTA
VREFA
POR
16
15
14
13
12
11
10
9
DIN
GND
VOUTB
VREFC
VREFD
VOUTD
SCLK
AD5066
TOP VIEW
(Not to Scale)
LDAC
SYNC
CLR
Figure 3. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
LDAC
Load DAC. Logic input. This is used to update the DAC register and, consequently, the analog outputs.
When tied permanently low, the addressed DAC register is updated on the falling edge of the 32nd
clock. If LDAC is held high during the write cycle, the addressed DAC input shift register is updated but
the output is held off until the falling edge of LDAC. In this mode, all analog outputs can be updated
simultaneously on the falling edge of LDAC.
2
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes
low, it powers on the SCLK and DIN buffers and enables the shift register. Data is transferred in on the
falling edges of the next 32 clocks. If SYNC is taken high before the 32nd falling edge, the rising edge of
SYNC acts as an interrupt, and the write sequence is ignored by the device.
3
V
DD
Power Supply Input. The AD5066 can be operated from 2.7 V to 5.5 V. Decouple the supply with a 10 µF
capacitor in parallel with a 0.1 µF capacitor to GND.
4
V
REFB
External Reference Voltage Input for DAC B.
5
V
REFA
External Reference Voltage Input for DAC A.
6
V
OUTA
Unbuffered Analog Output Voltage from DAC A.
7
V
OUTC
Unbuffered Analog Output Voltage from DAC C.
8
POR
Power-On Reset Pin. Tying this pin to GND powers the DAC outputs to zero scale on power-up. Tying
this pin to V
DD powers the DAC outputs to midscale.
9
V
REFC
External Reference Voltage Input for DAC C.
10
CLR
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is low, all LDAC pulses are
ignored. When CLR is activated, the input register and the DAC register are updated with the data
contained in the CLR code register—zero, midscale, or full scale. Default setting clears the output to 0 V.
11
V
REFD
External Reference Voltage Input for DAC D.
12
V
OUTD
Unbuffered Analog Output Voltage from DAC D.
13
V
OUTB
Unbuffered Analog Output Voltage from DAC B.
14
GND
Ground Reference Point for All Circuitry on the Part.
15
DIN
Serial Data Input. This device has a 32-bit shift register. Data is clocked into the register on the falling
edge of the serial clock input.
16
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input.
Data can be transferred at rates of up to 50 MHz.


Numéro de pièce similaire - AD5024

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD5024 AD-AD5024 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
REV. 0
AD5024 AD-AD5024 Datasheet
436Kb / 24P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 12-/16-Bit DAC
REV. A
AD5024 AD-AD5024 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5024 AD-AD5024 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad,SPI Interface
AD5024 AD-AD5024 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
More results

Description similaire - AD5024

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD5066 AD-AD5066_15 Datasheet
617Kb / 24P
   Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP
REV. A
AD5066 AD-AD5066 Datasheet
445Kb / 20P
   Fully Accurate 16-Bit UnBuffered VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
Rev. PrB
AD5064BRUZ-1 AD-AD5064BRUZ-1 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5064 AD-AD5064_15 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5024 AD-AD5024_15 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5044 AD-AD5044_15 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5024 AD-AD5024 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
REV. 0
AD5063 AD-AD5063_09 Datasheet
350Kb / 20P
   Fully Accurate 16-Bit VOUT nanoDAC SPI Interface 2.7 V to 5.5 V in an MSOP
REV. C
AD5063 AD-AD5063_15 Datasheet
350Kb / 20P
   Fully Accurate 16-Bit VOUT nanoDAC SPI Interface 2.7 V to 5.5 V in an MSOP
REV. C
AD5025 AD-AD5025_15 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com