Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

AD5025 Fiches technique(PDF) 23 Page - Analog Devices

No de pièce AD5025
Description  Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5025 Fiches technique(HTML) 23 Page - Analog Devices

Back Button AD5025 Datasheet HTML 19Page - Analog Devices AD5025 Datasheet HTML 20Page - Analog Devices AD5025 Datasheet HTML 21Page - Analog Devices AD5025 Datasheet HTML 22Page - Analog Devices AD5025 Datasheet HTML 23Page - Analog Devices AD5025 Datasheet HTML 24Page - Analog Devices AD5025 Datasheet HTML 25Page - Analog Devices AD5025 Datasheet HTML 26Page - Analog Devices AD5025 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 28 page
background image
Data Sheet
AD5024/AD5044/AD5064
Rev. F | Page 23 of 28
CLEAR CODE REGISTER
The AD5024/AD5044/AD5064/AD5064-1 have a hardware
CLR pin that is an asynchronous clear input. The CLR input is
falling edge sensitive. Bringing the CLR line low clears the
contents of the input register and the DAC registers to the data
contained in the user-configurable CLR register and sets the
analog outputs accordingly (see Table 14). This function can be
used in system calibration or reset to load zero scale, midscale,
or full scale to all channels together. Note that zero scale and full
scale are outside the linear region of the DAC. These clear code
values are user-programmable by setting two bits, Bit DB1 and
Bit DB0, in the shift register (see Table 14). The default setting
clears the outputs to 0 V. Command 0101 is designated for
loading the clear code register (see Table 8).
Table 14. Clear Code Register
DB1 (CR1)
DB0 (CR0)
Clears to Code
0
0
0x0000
0
1
0x8000
1
0
0xFFFF
1
1
No operation
The part exits clear code mode on the 32nd falling edge of the
next write to the part. If hardware CLR pin is activated during a
write sequence, the write is aborted.
The CLR pulse activation time, which is the falling edge of CLR
to when the output starts to change, is typically 10.6 μs. See
Table 16 for contents of the shift register while loading the clear
code register.
LDAC FUNCTION
Hardware LDAC Pin
The outputs of all DACs can be updated simultaneously using
the hardware LDAC pin, as shown in Figure 4. LDAC can be
permanently low or pulsed. There are two methods of using the
hardware LDAC pin, synchronously and asynchronously.
Synchronous LDAC: After new data is read, the DAC registers
are updated on the falling edge of the 32nd SCLK pulse, provided
LDAC is held low.
Asynchronous LDAC: The outputs are not updated at the same
time that the input registers are written to. When LDAC is
pulsed low, the DAC registers are updated with the contents of
the input registers.
Software LDAC Function
Alternatively, the outputs of all DACs can be updated simulta-
neously or individually using the software LDAC function by
writing to Input Register n and updating all DAC registers.
Command 0010 is reserved for this software LDAC function.
Writing to the DAC using Command 0110 loads the 4-bit
LDAC register (DB3 to DB0). The default for each channel
is 0; that is, the LDAC pin works normally. Setting the bits to 1
updates the DAC channel regardless of the state of the hardware
LDAC pin, so that it effectively sees the hardware LDAC pin as
being tied low (see Table 15 for the LDAC register mode of
operation.) This flexibility is useful in applications where the
user wants to simultaneously update select channels while the
remainder of the channels are synchronously updating.
Table 15. LDAC Overwrite Definition
Load LDAC Register
LDAC Bits
(DB3 to DB0)
LDAC Pin
LDAC Operation
0
1 or 0
Determined by the LDAC pin.
1
X1
DAC channels update, overrides
the LDAC pin. DAC channels see
LDAC as 0.
1
X = don’t care.
The LDAC register gives the user extra flexibility and control
over the hardware LDAC pin (see Table 17). Setting the LDAC
bits (DB0 to DB3) to 0 for a DAC channel means that this
channel’s update is controlled by the hardware LDAC pin.
Table 16. 32-Bit Shift Register Contents for Clear Code Function
MSB
LSB
DB31 to DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB19 to DB2
DB1
DB0
X
0
1
0
1
X
X
X
X
X
1/0
1/0
Don’t cares
Command bits (C3 to C0)
Address bits (A3 to A0)
Don’t cares
Clear code register
(CR1 to CR0)
Table 17. 32-Bit Shift Register Contents for LDAC Overwrite Function
MSB
LSB
DB31 to
DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB19
to DB4
DB3
DB2
DB1
DB0
X
0
1
1
0
X
X
X
X
X
DAC D
DAC C
DAC B
DAC A
Don’t
cares
Command bits (C3 to C0)
Address bits (A3 to A0)—
don’t cares
Don’t
cares
Setting LDAC bits to 1 overrides LDAC pin


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn