Moteur de recherche de fiches techniques de composants électroniques |
|
AD5024 Fiches technique(PDF) 14 Page - Analog Devices |
|
AD5024 Fiches technique(HTML) 14 Page - Analog Devices |
14 / 28 page AD5024/AD5044/AD5064 Data Sheet Rev. F | Page 14 of 28 7 4 1 –1 –4 0 2.5 5.0 7.5 10.0 TIME (μs) 5 6 3 2 0 –2 –3 VDD = 5V, VREF = 4.096V TA = 25ºC Figure 32. Analog Crosstalk 7 4 1 –1 –4 0 2.5 5.0 7.5 10.0 TIME (μs) 5 6 3 2 0 –2 –3 VDD = 5V, VREF = 4.096V TA = 25°C Figure 33. DAC-to-DAC Crosstalk 4s/DIV VDD = 5V, VREF = 4.096V TA = 25ºC DAC LOADED WITH MIDSCALE Figure 34. 0.1 Hz to 10 Hz Output Noise Plot 0 –20 –50 –80 –100 5 10 30 40 55 FREQUENCY (kHz) –90 –70 –60 –10 –30 –40 20 50 VDD = 5V, TA = 25ºC DAC LOADED WITH MIDSCALE VREF = 3.0V ± 200mV p-p Figure 35. Total Harmonic Distortion 24 20 14 8 4 0 1 5 7 10 CAPACITANCE (nF) 6 10 12 22 18 16 3 9 2 4 6 8 VDD = 5V, VREF = 3.0V TA = 25°C 1/4 SCALE TO 3/4 SCALE WITHIN ±1LSB Figure 36. Settling Time vs. Capacitive Load CH1 5V CH2 2V M2µs A CH1 2.5V 2 1 T 11% VDD = 5V VREF = 4.096V TA = 25ºC DAC A CLR Figure 37. Hardware CLR |
Numéro de pièce similaire - AD5024 |
|
Description similaire - AD5024 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |