Moteur de recherche de fiches techniques de composants électroniques |
|
CDCVF2310PW Fiches technique(PDF) 4 Page - Texas Instruments |
|
|
CDCVF2310PW Fiches technique(HTML) 4 Page - Texas Instruments |
4 / 16 page www.ti.com DETAILED DESCRIPTION Output Enable Glitch Suppression Circuit CLK Gn Yn tsu(en) th(en) CLK Gn Yn tsu(dis) th(dis) a) Enable Mode b) Disable Mode CDCVF2310 SCAS666C – JUNE 2001 – REVISED JANUARY 2008 The purpose of the glitch suppression circuitry is to ensure the output enable sequence is synchronized with the clock input such that the output buffer is enabled or disabled on the next full period of the input clock (negative edge triggered by the input clock) (see Figure 1). The G input must fulfill the timing requirements (tsu, th) according to the Switching Characteristics table for predictable operation. Figure 1. Enable and Disable Mode Relative to CLK ↓ 4 Submit Documentation Feedback Copyright © 2001–2008, Texas Instruments Incorporated Product Folder Link(s): CDCVF2310 |
Numéro de pièce similaire - CDCVF2310PW |
|
Description similaire - CDCVF2310PW |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |