Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

AD5024 Fiches technique(PDF) 9 Page - Analog Devices

No de pièce AD5024
Description  2.7 V to 5.5 V, Serial-Input, Voltage-Output, 12-/16-Bit DAC
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5024 Fiches technique(HTML) 9 Page - Analog Devices

Back Button AD5024 Datasheet HTML 5Page - Analog Devices AD5024 Datasheet HTML 6Page - Analog Devices AD5024 Datasheet HTML 7Page - Analog Devices AD5024 Datasheet HTML 8Page - Analog Devices AD5024 Datasheet HTML 9Page - Analog Devices AD5024 Datasheet HTML 10Page - Analog Devices AD5024 Datasheet HTML 11Page - Analog Devices AD5024 Datasheet HTML 12Page - Analog Devices AD5024 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 24 page
background image
AD5512A/AD5542A
Rev. A | Page 9 of 24
NC = NO CONNECT
1
2
3
4
5
6
7
8
VOUT
AGNDF
AGNDS
NC
REFF
REFS
RFB
CS
16
15
14
13
12
11
10
9
VLOGIC
INV
DGND
DIN
SCLK
CLR
LDAC
VDD
AD5542A
TOP VIEW
(Not to Scale)
Figure 6. AD5542A 16-Lead TSSOP Pin Configuration
Table 8. AD5542A Pin Function Descriptions
Pin No.
Mnemonic
Description
1
R
FB
Feedback Resistor Pin. In bipolar mode, connect this pin to the external op amp output.
2
V
OUT
Analog Output Voltage from the DAC.
3
AGNDF
Ground Reference Point for Analog Circuitry (Force).
4
AGNDS
Ground Reference Point for Analog Circuitry (Sense).
5
REFS
Voltage Reference Input (Sense) for the DAC. Connect to an external 2.5 V reference. Reference can range from
2 V to V
DD.
6
REFF
Voltage Reference Input (Force) for the DAC. Connect to an external 2.5 V reference. Reference can range from
2 V to V
DD.
7
NC
No Connect.
8
CS
Logic Input Signal. The chip select signal is used to frame the serial data input.
9
SCLK
Clock Input. Data is clocked into the input register on the rising edge of SCLK. Duty cycle must be between 40%
and 60%.
10
DIN
Serial Data Input. This device accepts 16-bit words. Data is clocked into the input register on the rising edge of SCLK.
11
CLR
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is low, all LDAC pulses are ignored.
When CLR is activated, the DAC register is cleared to the model selectable midscale.
12
LDAC
LDAC Input. When this input is taken low, the DAC register is simultaneously updated with the contents of the
input register.
13
DGND
Digital Ground. Ground reference for digital circuitry.
14
INV
Connection to the Internal Scaling Resistors of the DAC. Connect the INV pin to the external op amps inverting
input in bipolar mode.
15
V
LOGIC
Logic Power Supply.
16
V
DD
Analog Supply Voltage, 5 V ± 10%.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn