Moteur de recherche de fiches techniques de composants électroniques |
|
AD7650 Fiches technique(PDF) 3 Page - Analog Devices |
|
AD7650 Fiches technique(HTML) 3 Page - Analog Devices |
3 / 20 page REV. B –3– AD7676 TIMING SPECIFICATIONS Parameter Symbol Min Typ Max Unit Refer to Figures 11 and 12 Convert Pulsewidth t1 5ns Time between Conversions t2 2 µs CNVST LOW to BUSY HIGH Delay t3 30 ns BUSY HIGH All Modes except in Master Serial Read t4 1.25 µs Convert Mode Aperture Delay t5 2ns End of Conversion to BUSY LOW Delay t6 10 ns Conversion Time t7 1.25 µs Acquisition Time t8 750 ns RESET Pulsewidth t9 10 ns Refer to Figures 13, 14, and 15 (Parallel Interface Modes) CNVST LOW to DATA Valid Delay t10 1.25 ns DATA Valid to BUSY LOW Delay t11 45 ns Bus Access Request to DATA Valid t12 40 ns Bus Relinquish Time t13 515 ns Refer to Figures 16 and 17 (Master Serial Interface Modes) 1 CS LOW to SYNC Valid Delay t14 10 ns CS LOW to Internal SCLK Valid Delay t15 10 ns CS LOW to SDOUT Delay t16 10 ns CNVST LOW to SYNC Delay t17 525 ns SYNC Asserted to SCLK First Edge Delay 2 t18 3ns Internal SCLK Period 2 t19 25 40 ns Internal SCLK HIGH2 t20 12 ns Internal SCLK LOW 2 t21 7ns SDOUT Valid Setup Time 2 t22 4ns SDOUT Valid Hold Time2 t23 2ns SCLK Last Edge to SYNC Delay 2 t24 3ns CS HIGH to SYNC HI-Z t25 10 ns CS HIGH to Internal SCLK HI-Z t26 10 ns CS HIGH to SDOUT HI-Z t27 10 ns BUSY HIGH in Master Serial Read after Convert 2 t28 See Table I CNVST LOW to SYNC Asserted Delay t29 1.25 µs SYNC Deasserted to BUSY LOW Delay t30 25 ns Refer to Figures 18 and 19 (Slave Serial Interface Modes) External SCLK Setup Time t31 5ns External SCLK Active Edge to SDOUT Delay t32 318 ns SDIN Setup Time t33 5ns SDIN Hold Time t34 5ns External SCLK Period t35 25 ns External SCLK HIGH t36 10 ns External SCLK LOW t37 10 ns NOTES 1 In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C L of 10 pF; otherwise, the load is 60 pF maximum. 2 In Serial Master Read during Convert Mode, see Table II. Specifications subject to change without notice. (–40 C to +85 C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.) |
Numéro de pièce similaire - AD7650 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |