Moteur de recherche de fiches techniques de composants électroniques |
|
AD5439YRUZ-REEL7 Fiches technique(PDF) 8 Page - Analog Devices |
|
AD5439YRUZ-REEL7 Fiches technique(HTML) 8 Page - Analog Devices |
8 / 32 page AD5429/AD5439/AD5449 Rev. C | Page 8 of 32 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 2 3 4 5 6 7 8 NC = NO CONNECT 16 15 14 13 12 11 10 9 IOUT2A RFBA VREFA SCLK LDAC GND IOUT1A IOUT2B RFBB VREFB SYNC SDIN SDO CLR VDD IOUT1B AD5429/ AD5439/ AD5449 TOP VIEW (Not to Scale) Figure 6. Pin Configuration Table 4. Pin Function Descriptions Pin No. Mnemonic Description 1 IOUT1A DAC A Current Output. 2 IOUT2A DAC A Analog Ground. This pin should typically be tied to the analog ground of the system, but it can be biased to achieve single-supply operation. 3 RFBA DAC Feedback Resistor Pin. This pin establishes voltage output for the DAC by connecting to an external amplifier output. 4 VREFA DAC A Reference Voltage Input Pin. 5 GND Ground Pin. 6 LDAC Load DAC Input. This pin allows asynchronous or synchronous updates to the DAC output. The DAC is asynchronously updated when this signal goes low. Alternatively, if this line is held permanently low, an automatic or synchronous update mode is selected, whereby the DAC is updated on the 16th clock falling edge when the device is in standalone mode, or on the rising edge of SYNC when in daisy-chain mode. 7 SCLK Serial Clock Input. By default, data is clocked into the input shift register on the falling edge of the serial clock input. Alternatively, by means of the serial control bits, the device can be configured such that data is clocked into the shift register on the rising edge of SCLK. 8 SDIN Serial Data Input. Data is clocked into the 16-bit input register on the active edge of the serial clock input. By default, data is clocked at power-on into the shift register on the falling edge of SCLK. The control bits allow the user to change the active edge to a rising edge. 9 SDO Serial Data Output. This pin allows a number of parts to be daisy-chained. By default, data is clocked into the shift register on the falling edge and clocked out via SDO on the rising edge of SCLK. Data is always clocked out on the alternate edge to loading data to the shift register. Writing the readback control word to the shift register makes the DAC register contents available for readback on the SDO pin, and they are clocked out on the next 16 opposite clock edges to the active clock edge. 10 SYNC Active Low Control Input. This pin provides the frame synchronization signal for the input data. When SYNC goes low, it powers on the SCLK and DIN buffers, and the input shift register is enabled. Data is loaded into the shift register on the active edge of the subsequent clocks. In standalone mode, the serial interface counts the clocks, and data is latched into the shift register on the 16th active clock edge. 11 CLR Active Low Control Input. This pin clears the DAC output, input, and DAC registers. Configuration mode allows the user to enable the hardware CLR pin as a clear-to-zero scale or midscale, as required. 12 VDD Positive Power Supply Input. These parts can be operated from a supply of 2.5 V to 5.5 V. 13 VREFB DAC B Reference Voltage Input Pin. 14 RFBB DAC B Feedback Resistor Pin. This pin establishes voltage output for the DAC by connecting to an external amplifier output. 15 IOUT2B DAC B Analog Ground. This pin typically should be tied to the analog ground of the system, but it can be biased to achieve single-supply operation. 16 IOUT1B DAC B Current Output. |
Numéro de pièce similaire - AD5439YRUZ-REEL7 |
|
Description similaire - AD5439YRUZ-REEL7 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |