Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7472AR Fiches technique(PDF) 18 Page - Analog Devices

No de pièce AD7472AR
Description  1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7472AR Fiches technique(HTML) 18 Page - Analog Devices

Back Button AD7472AR Datasheet HTML 12Page - Analog Devices AD7472AR Datasheet HTML 13Page - Analog Devices AD7472AR Datasheet HTML 14Page - Analog Devices AD7472AR Datasheet HTML 15Page - Analog Devices AD7472AR Datasheet HTML 16Page - Analog Devices AD7472AR Datasheet HTML 17Page - Analog Devices AD7472AR Datasheet HTML 18Page - Analog Devices AD7472AR Datasheet HTML 19Page - Analog Devices AD7472AR Datasheet HTML 20Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 18 / 20 page
background image
REV. B
AD7470/AD7472
–18–
control line is actually three memory select lines. Internal
ADDR25–24 are decoded into MS3-0; these lines are then asserted
as chip selects. The
DMAR
1 (DMA Request 1) is used in this
setup as the interrupt to signal end of conversion. The rest of
the interface is standard handshaking operation.
AD7470/
AD7472*
ADSP-21065L*
ADDR0–ADDR23
RD
D0–D31
CONVST
RD
BUSY
DB0–DB9
(DB11)
ADDRESS BUS
DATA BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
OPTIONAL
DMAR1
ADDRESS
LATCH
ADDRESS
BUS
ADDRESS
DECODER
MSX
CS
Figure 18. Interfacing to ADSP-21065L
AD7470/AD7472 to TMS320C25 Interface
Figure 19 shows an interface between the AD7470/AD7472
and the TMS320C25. The
CONVST signal can be applied
from the TMS320C25 or from an external source. The BUSY
line interrupts the digital signal processor when conversion is
completed. The TMS320C25 does not have a separate
RD
output to drive the AD7470/AD7472
RD input directly. This
has to be generated from the processor
STRB and R/W outputs
with the addition of some glue logic. The
RD signal is OR-gated
with the
MSC signal to provide the WAIT state required in the
read cycle for correct interface timing. The following instruction
is used to read the conversion from the AD7470/AD7472:
IN D,ADC
where D is data memory address and ADC is the AD7470/
AD7472 address. The read operation must not be attempted
during conversion.
ADDRESS
DECODER
AD7470/
AD7472*
TMS320C25*
A0–A15
IS
STRB
R/
W
READY
DMD0–DMD15
CONVST
CS
RD
BUSY
DB0–DB9
(DB11)
ADDRESS BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
OPTIONAL
MSC
DATA BUS
Figure 19. Interfacing to the TMS320C25
AD7470/AD7472 to PIC17C4x Interface
Figure 20 shows a typical parallel interface between the AD7470/
AD7472 and the PIC17C42/43/44. The microcontroller sees
the ADC as another memory device with its own specific
memory address on the memory map. The
CONVST signal can
be controlled by either the microcontroller or an external
source. The BUSY signal provides an interrupt request to the
microcontroller when a conversion ends. The INT pin on the
PIC17C42/43/44 must be configured to be active on the nega-
tive edge. PORTC and PORTD of the microcontroller are
bidirectional and used to address the AD7470/AD7472 and also
to read in the 10-bit (AD7470) or 12-bit (AD7472) data. The
OE pin on the PIC can be used to enable the output buffers on
the AD7470/AD7472 and to perform a read operation.
*ADDITIONAL PINS OMITTED FOR CLARITY
ADDRESS
DECODER
ADDRESS
LATCH
OPTIONAL
PIC17C4x*
AD0–AD15
OE
INT
AD7470/
AD7472*
CONVST
CS
RD
BUSY
DB0–DB9
(DB11)
ALE
Figure 20. Interfacing to the PIC17C4x
AD7470/AD7472 to 80C186 Interface
Figure 21 shows the AD7470/AD7472 interfaced to the 80C186
microprocessor. The 80C186 DMA controller provides two
independent high speed DMA channels where data transfer
can occur between memory and I/O spaces. (The AD7470/
AD7472 occupies one of these I/O spaces.) Each data trans-
fer consumes two bus cycles, one cycle to fetch data and the
other to store data.
After the AD7470/AD7472 has finished conversion, the BUSY
line generates a DMA request to Channel 1 (DRQ1). As a result
of the interrupt, the processor performs a DMA READ opera-
tion which also resets the interrupt latch. Sufficient priority
must be assigned to the DMA channel to ensure that the DMA
request will be serviced before the completion of the next con-
version. This configuration can be used with 6 MHz and 8 MHz
80C186 processors.
80C186*
AD0–AD15
A16–A19
RD
DRQ1
ADDRESS/DATA BUS
DATA BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
ADDRESS
LATCH
ADDRESS
BUS
ADDRESS
DECODER
ALE
R
S
Q
AD7470/
AD7472*
CONVST
RD
BUSY
DB0–DB9
(DB11)
OPTIONAL
CS
Figure 21. Interfacing to the 80C186


Numéro de pièce similaire - AD7472AR

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7472AR AD-AD7472AR Datasheet
197Kb / 16P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. A
AD7472AR AD-AD7472AR Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit-12-Bit Parallel ADCs
REV. B
AD7472AR-REEL AD-AD7472AR-REEL Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit-12-Bit Parallel ADCs
REV. B
AD7472AR-REEL7 AD-AD7472AR-REEL7 Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit-12-Bit Parallel ADCs
REV. B
AD7472ARU AD-AD7472ARU Datasheet
197Kb / 16P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. A
More results

Description similaire - AD7472AR

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7472ARZ AD-AD7472ARZ Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit-12-Bit Parallel ADCs
REV. B
AD7472 AD-AD7472_15 Datasheet
529Kb / 21P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7470 AD-AD7470_15 Datasheet
529Kb / 21P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7470 AD-AD7470 Datasheet
197Kb / 16P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. A
AD7934BRUZ-REEL7 AD-AD7934BRUZ-REEL7 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933 AD-AD7933_15 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933 AD-AD7933 Datasheet
1Mb / 32P
   4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Rev.PrG
AD7934 AD-AD7934_15 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7475 AD-AD7475_V01 Datasheet
519Kb / 24P
   1 MSPS,12-Bit ADCs
Rev. D
AD7475 AD-AD7475 Datasheet
218Kb / 16P
   1 MSPS, 12-Bit ADCs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com