Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

FAN1655M Fiches technique(PDF) 5 Page - Fairchild Semiconductor

No de pièce FAN1655M
Description  3A DDR Bus Termination Regulator
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FAIRCHILD [Fairchild Semiconductor]
Site Internet  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FAN1655M Fiches technique(HTML) 5 Page - Fairchild Semiconductor

  FAN1655M Datasheet HTML 1Page - Fairchild Semiconductor FAN1655M Datasheet HTML 2Page - Fairchild Semiconductor FAN1655M Datasheet HTML 3Page - Fairchild Semiconductor FAN1655M Datasheet HTML 4Page - Fairchild Semiconductor FAN1655M Datasheet HTML 5Page - Fairchild Semiconductor FAN1655M Datasheet HTML 6Page - Fairchild Semiconductor FAN1655M Datasheet HTML 7Page - Fairchild Semiconductor FAN1655M Datasheet HTML 8Page - Fairchild Semiconductor FAN1655M Datasheet HTML 9Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 5 / 9 page
background image
FAN1655
PRODUCT SPECIFICATION
REV. 1.1.4 3/24/04
5
Applications Information
Output Capacitor selection
The JEDEC specification for DDR termination requires that
VTT stay within ±40mV of VREF, which must track
VDDQ/2 within 1%. During the initial load transient, the
output capacitor keeps the output within spec. To stay within
the 40mV window, the “load step” due to the load transient
current dropping across the output capacitor’s ESR should be
kept to around 25mV: where ESR <
is given in m
Ω, and
∆I is the maximum load current.
For example, to handle a 3A maximum load transient, the
ESR should be no greater than 8m
Ω. Furthermore, the output
capacitor must be able to hold the load in spec while the
regulator recovers (about 15µS). A minimum value of 470µF
is recommended.
These requirements can be achieved by a combination of
capacitors. FAN1655 requires a minimum of 5m
Ω of ESR
in the output and is not stable with all-ceramic output
capacitors.
Power Dissipation and Derating
The maximum output current (sink or source) for a 1.25V
output is:
where PD(MAX) is the maximum power dissipation which is:
where TJ(MAX) is the maximum die temperature of the IC
and TA is the operating ambient temperature.
FAN1655 has an internal thermal limit at 150°C, which
defines TJ(MAX). For the SOIC-14 package, θJA is given at
88°C/W. Using equation 2, the maximum dissipation at
TA = 25°C is 1.4W, which is its rated maximum dissipation.
The e-TSSOP or MLP package, however, use the PCB
copper to cool the IC through the thermal pad on the package
bottom. For maximum dissipation, this pad should be
soldered to the PCB copper, with as much copper area as
possible surrounding it to cool the package. Thermal vias
should be placed as close to the thermal pad as possible to
transfer heat to other layers of copper on the PCB. With large
areas of PCB copper for heat sinking, a
θJA of under 40°C/W
can easily be achieved.
25
∆I
------
I
OUT MAX
()
P
D MAX
()
1.25
----------------------
=
(1)
P
D MAX
()
T
J MAX
() TA
θ
JA
----------------------------------
=
(2)


Numéro de pièce similaire - FAN1655M

FabricantNo de pièceFiches techniqueDescription
logo
Fairchild Semiconductor
FAN1655M FAIRCHILD-FAN1655M Datasheet
494Kb / 9P
   3A DDR Bus Termination Regulator
FAN1655MPX FAIRCHILD-FAN1655MPX Datasheet
494Kb / 9P
   3A DDR Bus Termination Regulator
FAN1655MTF FAIRCHILD-FAN1655MTF Datasheet
494Kb / 9P
   3A DDR Bus Termination Regulator
FAN1655MTFX FAIRCHILD-FAN1655MTFX Datasheet
494Kb / 9P
   3A DDR Bus Termination Regulator
FAN1655MX FAIRCHILD-FAN1655MX Datasheet
494Kb / 9P
   3A DDR Bus Termination Regulator
More results

Description similaire - FAN1655M

FabricantNo de pièceFiches techniqueDescription
logo
Fairchild Semiconductor
FAN1655 FAIRCHILD-FAN1655_06 Datasheet
494Kb / 9P
   3A DDR Bus Termination Regulator
logo
Unisonic Technologies
UR5517 UTC-UR5517_11 Datasheet
1Mb / 9P
   3A DDR BUS TERMINATION REGULATOR
UR5517 UTC-UR5517 Datasheet
193Kb / 6P
   3A DDR BUS TERMINATION REGULATOR
UR6515A UTC-UR6515A Datasheet
517Kb / 9P
   3A DDR BUS TERMINATION REGULATOR
logo
Global Mixed-mode Techn...
G2992 GMT-G2992_06 Datasheet
331Kb / 7P
   3A DDR Bus Termination Regulator
G2992 GMT-G2992 Datasheet
83Kb / 1P
   3A DDR Bus Termination Regulator
logo
Unisonic Technologies
UR6515D UTC-UR6515D Datasheet
713Kb / 9P
   3A DDR BUS TERMINATION REGULATOR
UR5517 UTC-UR5517_18 Datasheet
814Kb / 9P
   3A DDR BUS TERMINATION
logo
Silicon Standard Corp.
SS6383B SSC-SS6383B Datasheet
585Kb / 8P
   3A DDR Termination Regulator
logo
BCD Semiconductor Manuf...
AP2302 BCDSEMI-AP2302 Datasheet
154Kb / 13P
   3A DDR TERMINATION REGULATOR
More results


Html Pages

1 2 3 4 5 6 7 8 9


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com