Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

DM74ALS109AM Fiches technique(PDF) 1 Page - Fairchild Semiconductor

No de pièce DM74ALS109AM
Description  Dual J-K Positive-Edge-Triggered Flip-Flop
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FAIRCHILD [Fairchild Semiconductor]
Site Internet  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

DM74ALS109AM Fiches technique(HTML) 1 Page - Fairchild Semiconductor

  DM74ALS109AM Datasheet HTML 1Page - Fairchild Semiconductor DM74ALS109AM Datasheet HTML 2Page - Fairchild Semiconductor DM74ALS109AM Datasheet HTML 3Page - Fairchild Semiconductor DM74ALS109AM Datasheet HTML 4Page - Fairchild Semiconductor DM74ALS109AM Datasheet HTML 5Page - Fairchild Semiconductor DM74ALS109AM Datasheet HTML 6Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 6 page
background image
© 2000 Fairchild Semiconductor Corporation
DS006196
www.fairchildsemi.com
April 1984
Revised February 2000
DM74ALS109A
Dual J-K Positive-Edge-Triggered Flip-Flop
with Preset and Clear
General Description
The DM74ALS109A is a dual edge-triggered flip-flop. Each
flip-flop has individual J, K, clock, clear and preset inputs,
and also complementary Q and Q outputs.
Information at input J or K is transferred to the Q output on
the positive going edge of the clock pulse. Clock triggering
occurs at a voltage level of the clock pulse and is not
directly related to the transition time of the positive going
pulse. When the clock input is at either the HIGH or LOW
level, the J, K input signal has no effect.
Asynchronous preset and clear inputs will set or clear Q
output respectively upon the application of low level signal.
The J-K design allows operation as a D flip-flop by tying the
J and K inputs together.
Features
s Switching specifications at 50 pF
s Switching specifications guaranteed over full tempera-
ture and VCC range
s Advanced oxide-isolated, ion-implanted Schottky TTL
process
s Functionally and pin for pin compatible with Schottky
and LS TTL counterpart
s Improved AC performance over LS109 at approximately
half the power
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
L
= LOW State
H
= HIGH State
X
= Don't Care
↑ = Positive Edge Transition,
Q0 = Previous Condition of Q
Note 1: This condition is nonstable; it will not persist when present and
clear inputs return to their inactive (HIGH) level. The output levels in this
condition are not guaranteed to meet the VOH specification.
Order Number
Package Number
Package Description
DM74ALS109AM
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS109AN
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Inputs
Outputs
PR
CLR
CK
J
K
QQ
LH
X
X
X
H
L
HL
X
X
X
L
H
L
L
X
X
X
H (Note 1)
H (Note 1)
HH
LL
L
H
HH
H
L
TOGGLE
HH
LH
Q0
Q0
HH
HH
H
L
HH
L
X
X
Q0
Q0


Numéro de pièce similaire - DM74ALS109AM

FabricantNo de pièceFiches techniqueDescription
logo
Fairchild Semiconductor
DM74ALS1000A FAIRCHILD-DM74ALS1000A Datasheet
46Kb / 4P
   Quadruple 2-Input NAND Buffer
DM74ALS1000AM FAIRCHILD-DM74ALS1000AM Datasheet
46Kb / 4P
   Quadruple 2-Input NAND Buffer
DM74ALS1000AN FAIRCHILD-DM74ALS1000AN Datasheet
46Kb / 4P
   Quadruple 2-Input NAND Buffer
DM74ALS1004 FAIRCHILD-DM74ALS1004 Datasheet
46Kb / 4P
   Hex Inverting Driver
DM74ALS1004M FAIRCHILD-DM74ALS1004M Datasheet
46Kb / 4P
   Hex Inverting Driver
More results

Description similaire - DM74ALS109AM

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
74ALS112A PHILIPS-74ALS112A Datasheet
92Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1991 Feb 08
logo
Texas Instruments
SN74F112NSR TI1-SN74F112NSR Datasheet
627Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
logo
NXP Semiconductors
74F112 PHILIPS-74F112 Datasheet
83Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1990 Feb 09
74ALS109A PHILIPS-74ALS109A Datasheet
93Kb / 9P
   Dual J-K positive edge-triggered flip-flop with set and reset
1991 Feb 08
74F109 PHILIPS-74F109 Datasheet
85Kb / 10P
   Positive J-K positive edge-triggered flip-flops
1990 Oct 23
74F50109 PHILIPS-74F50109 Datasheet
97Kb / 12P
   Synchronizing dual J-K positive edge-triggered flip-flop with metastable immune characteristics
1990 Sep 14
logo
Mitsubishi Electric Sem...
M74LS73AP MITSUBISHI-M74LS73AP Datasheet
220Kb / 4P
   DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET
logo
ON Semiconductor
MC14027B ONSEMI-MC14027B Datasheet
183Kb / 8P
   Dual J-K Flip-Flop
March, 2000 ??Rev. 3
logo
Pyramid Semiconductor C...
ML688T PYRAMID-ML688T Datasheet
2Mb / 3P
   Dual J-K Flip-Flop
logo
Hitachi Semiconductor
HD14027B HITACHI-HD14027B Datasheet
79Kb / 7P
   Dual J-K Flip Flop
More results


Html Pages

1 2 3 4 5 6


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com