ACE1001M8X datasheet(14/32 Pages) FAIRCHILD

No de pièce	ACE1001M8X

Description	Arithmetic Controller Engine (ACEx?? for Low Power Applications

Download	32 Pages

Scroll/Zoom	100%

Fabricant	FAIRCHILD [Fairchild Semiconductor]

Site Internet	http://www.fairchildsemi.com

Logo

14 / 32 page

14

www.fairchildsemi.com

ACE1001 Product Family Rev. B.1

Negative (N)

The negative flag is set if the MSB of the result from an arithmetic,

logic, or data manipulation operation is set to one. Otherwise, the

flag is cleared. A result is said to be negative if its MSB is a one.

Interrupt Mask (G)

The interrupt request mask (G) is a global mask that disables all

maskable interrupt sources. If the G Bit is cleared, interrupts can

become pending, but the operation of the core continues uninter-

rupted. However, if the G Bit is set an interrupt is recognized. After

any reset, the G bit is cleared by default and can only be set by a

software instruction. When an interrupt is recognized, the G bit is

cleared after the PC is stacked and the interrupt vector is fetched.

Once the interrupt is serviced, a return from interrupt instruction is

normally executed to restore the PC to the value that was present

before the interrupt occurred. The G bit is the reset to one after a

return from interrupt is executed. Although the G bit can be set

within an interrupt service routine, “nesting” interrupts in this way

should only be done when there is a clear understanding of latency

and of the arbitration mechanism.

4.2 Interrupt handling

When an interrupt is recognized, the current instruction completes

its execution. The return address (the current value in the program

counter) is pushed onto the stack and execution continues at the

address specified by the unique interrupt vector (see Table 11).

This process takes five instruction cycles. At the end of the

interrupt service routine, a return from interrupt (RETI) instruction

is executed. The RETI instruction causes the saved address to be

pulled off the stack in reverse order. The G bit is set and instruction

execution resumes at the return address.

The ACEx microcontroller is capable of supporting four interrupts.

Three are maskable through the G bit of the SR and the fourth

(software interrupt) is not inhibited by the G bit (see Figure 12). The

software interrupt is generated by the execution of the INTR

instruction. Once the INTR instruction is executed, the ACEx core

will interrupt whether the G bit is set or not. The INTR interrupt is

executed in the same manner as the other maskable interrupts

where the program counter register is stacked and the G bit is

cleared. This means, if the G bit was enabled prior to the software

interrupt the RETI instruction must be used to return from interrupt

in order to restore the G bit to its previous state. However, if the

G bit was not enabled prior to the software interrupt the RET

instruction must be used.

In case of multiple interrupts occurring at the same time, the ACEx

microcontroller core has prioritized the interrupts. The interrupt

priority sequence in shown in Table 8.

4.3 Addressing Modes

The ACEx microcontroller has six addressing modes indexed,

direct, immediate, absolute jump, and relative jump.

Indexed

The instruction allows an 8-bit unsigned offset value to be added

to the 10-LSBs of the X-pointer yielding a new effective address.

This mode can be used to address any memory space (program

or data).

Direct

The instruction contains an 8-bit address field that directly points

to the data memory space as an operand.

Immediate

The instruction contains an 8-bit immediate field as an operand.

Inherent

This instruction has no operands associated with it.

Absolute

The instruction contains a 10-bit address that directly points to a

location in the program memory space. There are two operands

associated with this addressing mode. Each operand contains a

byte of an address. This mode is used only for the long jump (JMP)

and JSR instructions.

Relative

This mode is used for the short jump (JP) instructions where the

operand is a value relative to the current PC address. With this

instruction, software is limited to the number of bytes it can jump,

-31 or +32.

Table 8: Interrupt Priority Sequence

Priority (4 highest, 1 lowest)

Interrupt

4

MIW (EDGEI)

3

Timer0 (TMRI0)

2

Timer1 (TMRI1)

1

Software (INTR)

Numéro de pièce similaire - ACE1001M8X

Fabricant	No de pièce	Fiches technique	Description
List of Unclassifed Man...	ACE100	201Kb / 4P	Evaluation Kit For A/D Converters
RHOPOINT COMPONENTS	ACE100	209Kb / 4P	Evaluation Kit For ADC100 Series A/D Converters

More results

Description similaire - ACE1001M8X

Fabricant	No de pièce	Fiches technique	Description
Fairchild Semiconductor	ACE1101	152Kb / 33P	Arithmetic Controller Engine (ACEx?? for Low Power Applications
	ACE1202	2Mb / 39P	Arithmetic Controller Engine (ACEx?? for Low Power Applications
	ACE1501	1Mb / 33P	ACE1501 Product Family Arithmetic Controller Engine (ACEx?? for Low Power Applications
	ACE8000	203Kb / 31P	ACE8001 Product Family Arithmetic Controller Engine (ACEx?? for Low Power Applications
	ACE1502	1Mb / 33P	Arithmetic Controller Engine for Low Power Applications
	FAN302UL	1Mb / 19P	PWM Controller for Low Standby Power Battery-Charger Applications
Analog Devices	ADP1043	141Kb / 8P	Digital Controller for Isolated Power Supply Applications Rev. PrA
	ADP1043A	1Mb / 72P	Digital Controller for Isolated Power Supply Applications REV. 0
	ADP1046A	1Mb / 88P	Digital Controller for Isolated Power Supply Applications REV. 0
Fairchild Semiconductor	FAN302HLMY	1Mb / 18P	PWM Controller for Low Standby Power Battery- Charger Applications ??mWSaver??Technology

More results

ACE1001M8X Fiches technique(PDF) 14 Page - Fairchild Semiconductor

ACE1001M8X Fiches technique(HTML) 14 Page - Fairchild Semiconductor

Numéro de pièce similaire - ACE1001M8X

Description similaire - ACE1001M8X

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Fiches technique Télécharger

Lien URL