Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

74LVX161284 Fiches technique(PDF) 5 Page - Fairchild Semiconductor

No de pièce 74LVX161284
Description  Low Voltage IEEE 161284 Translating Transceiver
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FAIRCHILD [Fairchild Semiconductor]
Site Internet  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74LVX161284 Fiches technique(HTML) 5 Page - Fairchild Semiconductor

  74LVX161284 Datasheet HTML 1Page - Fairchild Semiconductor 74LVX161284 Datasheet HTML 2Page - Fairchild Semiconductor 74LVX161284 Datasheet HTML 3Page - Fairchild Semiconductor 74LVX161284 Datasheet HTML 4Page - Fairchild Semiconductor 74LVX161284 Datasheet HTML 5Page - Fairchild Semiconductor 74LVX161284 Datasheet HTML 6Page - Fairchild Semiconductor 74LVX161284 Datasheet HTML 7Page - Fairchild Semiconductor 74LVX161284 Datasheet HTML 8Page - Fairchild Semiconductor 74LVX161284 Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
5
www.fairchildsemi.com
AC Electrical Characteristics
Note 8: Open Drain
Note 9: tSKEW is measured for common edge output transitions and compares the measured propagation delay for a given path type:
(i) A1–A8 to B1–B8, A9–A13 to Y9–Y13
(ii) B1–B8 to A1–A8
(iii) C14–C17 to A14–A17
Note 10: This parameter is guaranteed but not tested, characterized only.
Capacitance
Note 11: CI/O is measured at frequency 1 MHz, per MIL-STD-883B, Method 3012
Symbol
Parameter
TA 0qC to 70qCTA 40qC to 85qC
Units
Figure
Number
VCC 3.0V–3.6V
VCC 3.0V–3.6V
VCC—Cable 3.0V–5.5V
VCC—Cable 3.0V–5.5V
Min
Max
Min
Max
tPHL
A1–A8 to B1–B8
2.0
40.0
2.0
44.0
ns
Figure 1
tPLH
A1–A8 to B1–B8
2.0
40.0
2.0
44.0
ns
Figure 2
tPHL
B1–B8 to A1–A8
2.0
40.0
2.0
44.0
ns
Figure 3
tPLH
B1–B8 to A1–A8
2.0
40.0
2.0
44.0
ns
Figure 3
tPHL
A9–A13 to Y9–Y13
2.0
40.0
2.0
44.0
ns
Figure 1
tPLH
A9–A13 to Y9–Y13
2.0
40.0
2.0
44.0
ns
Figure 2
tPHL
C14–C17 to A14–A17
2.0
40.0
2.0
44.0
ns
Figure 3
tPLH
C14–C17 to A14–A17
2.0
40.0
2.0
44.0
ns
Figure 3
tSKEW
LH-LH or HL-HL
10.0
12.0
ns
(Note 9)
tPHL
PLHIN to PLH
2.0
40.0
2.0
44.0
ns
Figure 1
tPLH
PLHIN to PLH
2.0
40.0
2.0
44.0
ns
Figure 2
tPHL
HLHIN to HLH
2.0
40.0
2.0
44.0
ns
Figure 3
tPLH
HLHIN to HLH
2.0
40.0
2.0
44.0
ns
Figure 3
tPHZ
Output Disable Time
2.0
15.0
2.0
18.0
ns
Figure 7
tPLZ
DIR to A1–A8
2.0
15.0
2.0
18.0
tPZH
Output Enable Time
2.0
50.0
2.0
50.0
ns
Figure 8
tPZL
DIR to A1–A8
2.0
50.0
2.0
50.0
tPHZ
Output Disable Time
2.0
50.0
2.0
50.0
ns
Figure 9
tPLZ
DIR to B1–B8
2.0
50.0
2.0
50.0
tpEN
Output Enable Time
2.0
25.0
2.0
28.0
ns
Figure 2
HD to B1–B8, Y9–Y13
2.0
25.0
2.0
28.0
tpDIS
Output Disable Time
2.0
25.0
2.0
28.0
ns
Figure 2
HD to B1–B8, Y9–Y13
2.0
25.0
2.0
28.0
tpEN–tpDIS
Output Enable-
10.0
12.0
ns
Output Disable
tSLEW
Output Slew Rate
tPLH
B1–B8, Y9–Y13
0.05
0.40
0.05
0.40
V/ns
Figure 5
tPHL
0.05
0.40
0.05
0.40
Figure 4
tr, tf
tRISE and tFALL
120
120
ns
Figure 6
B1–B8 (Note 8),
120
120
(Note 10)
Y9–Y13 (Note 8)
Symbol
Parameter
Typ
Units
Conditions
CIN
Input Capacitance
3
pF
VCC 0.0V (HD, DIR, A9–A13, C14–C17, PLHIN and HLHIN)
CI/O (Note 11)
I/O Pin Capacitance
5
pF
VCC 3.3V


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn