Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All


Preview PDF Download HTML

74FR25900SSC Datasheet(Fiches technique) 1 Page - Fairchild Semiconductor

Numéro de pièce 74FR25900SSC
Description  9-Bit, 3-Port Latchable Datapath Multiplexer with 25W Output Series Resistors
Télécharger  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  FAIRCHILD [Fairchild Semiconductor]
Site Internet
Logo FAIRCHILD - Fairchild Semiconductor

74FR25900SSC Datasheet(HTML) 1 Page - Fairchild Semiconductor

  74FR25900SSC Datasheet HTML 1Page - Fairchild Semiconductor 74FR25900SSC Datenblatt HTML 2Page - Fairchild Semiconductor 74FR25900SSC Datenblatt HTML 3Page - Fairchild Semiconductor 74FR25900SSC Datenblatt HTML 4Page - Fairchild Semiconductor 74FR25900SSC Datenblatt HTML 5Page - Fairchild Semiconductor 74FR25900SSC Datenblatt HTML 6Page - Fairchild Semiconductor 74FR25900SSC Datenblatt HTML 7Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 7 page
background image
© 1999 Fairchild Semiconductor Corporation
July 1992
Revised August 1999
9-Bit, 3-Port Latchable Datapath Multiplexer
with 25
Ω Output Series Resistors
General Description
The 74FR25900 is a data bus multiplexer routing any of
three 9-bit ports to any other one of the three ports. Read-
back of data latched from any port onto itself is also possi-
ble. The 74FR25900 maintains separate control of all latch-
enable, output enable and select inputs for maximum flexi-
bility. PINV allows inversion of the data from the C8 to A8 or
B8 path. This is useful for control of the parity bit in systems
This device includes 25
Ω resistors in series with A and B
Port outputs. Resistors minimize undershoot and ringing
which may damage or corrupt sensitive device inputs
driven by these ports.
s 25
Ω series resistors in the port A and B outputs elimi-
nate the need for external resistors when driving MOS
inputs such as DRAM arrays
s 9-bit data ports for systems carrying parity bits
s Readback capability for system self checks.
s Independent control lines for maximum flexibility
s Guaranteed multiple output switching and 250 pF load
s Outputs optimized for dynamic bus drive capability
s PINV parity control facilitates system diagnostics
s 74FR900 option available without output series resistors
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Pin Description
Connection Diagram
Order Number
Package Number
Package Description
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
Pin Names
Latch Enable Inputs
Output Enable Inputs
Parity Invert Input
S0, S1
Select Inputs
Port A Inputs or 3-STATE Outputs
Port B Inputs or 3-STATE Outputs
Port C Inputs or 3-STATE Outputs

Html Pages

1  2  3  4  5  6  7 

Datasheet Download

Go To PDF Page

Lien URL

Privacy Policy
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved©

Mirror Sites
English :  |   English :  |   Chinese :  |   German :  |   Japanese :
Russian :  |   Korean :  |   Spanish :  |   French :  |   Italian :
Portuguese :  |   Polish :  |   Vietnamese :