Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ADV7125WBSTZ170-RL Fiches technique(PDF) 6 Page - Analog Devices

No de pièce ADV7125WBSTZ170-RL
Description  CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

ADV7125WBSTZ170-RL Fiches technique(HTML) 6 Page - Analog Devices

Back Button ADV7125WBSTZ170-RL Datasheet HTML 2Page - Analog Devices ADV7125WBSTZ170-RL Datasheet HTML 3Page - Analog Devices ADV7125WBSTZ170-RL Datasheet HTML 4Page - Analog Devices ADV7125WBSTZ170-RL Datasheet HTML 5Page - Analog Devices ADV7125WBSTZ170-RL Datasheet HTML 6Page - Analog Devices ADV7125WBSTZ170-RL Datasheet HTML 7Page - Analog Devices ADV7125WBSTZ170-RL Datasheet HTML 8Page - Analog Devices ADV7125WBSTZ170-RL Datasheet HTML 9Page - Analog Devices ADV7125WBSTZ170-RL Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
ADV7125
Rev. C | Page 6 of 16
3.3 V TIMING SPECIFICATIONS
VAA = 3.0 V to 3.6 V,1 VREF = 1.235 V, RSET = 560 Ω, CL = 10 pF. All specifications TMIN to TMAX,2 unless otherwise noted, TJ MAX = 110°C.
Table 4.
Parameter3
Symbol
Min
Typ
Max
Unit
Conditions
ANALOG OUTPUTS
Analog Output Delay,
t6
7.5
ns
Analog Output Rise/Fall Time4
t7
1.0
ns
Analog Output Transition Time5
t8
15
ns
Analog Output Skew6
t9
1
2
ns
CLOCK CONTROL
CLOCK Frequency7
fCLK
50
MHz
50 MHz grade
140
MHz
140 MHz grade
240
MHz
240 MHz grade
330
MHz
330 MHz grade
Data and Control Setup6
t1
0.2
ns
Data and Control Hold6
t2
1.5
ns
CLOCK Period
t3
3
ns
CLOCK Pulse Width High6
t4
1.4
ns
fCLK_MAX = 330 MHz
CLOCK Pulse Width Low6
t5
1.4
ns
fCLK_MAX = 330 MHz
CLOCK Pulse Width High6
t4
1.875
ns
fCLK_MAX = 240 MHz
CLOCK Pulse Width Low6
t5
1.875
ns
fCLK_MAX = 240 MHz
CLOCK Pulse Width High6
t4
2.85
ns
fCLK_MAX = 140 MHz
CLOCK Pulse Width Low6
t5
2.85
ns
fCLK_MAX = 140 MHz
CLOCK Pulse Width High
t4
8.0
ns
fCLK_MAX = 50 MHz
CLOCK Pulse Width Low
t5
8.0
ns
fCLK_MAX = 50 MHz
Pipeline Delay6
tPD
1.0
1.0
1.0
Clock cycles
PSAVE Up Time6
t10
4
10
ns
1 These maximum and minimum specifications are guaranteed over this range.
2 Temperature range: TMIN to TMAX: −40°C to +85°C at 50 MHz and 140 MHz, 0°C to +70°C at 240 MHz and 330 MHz.
3 Timing specifications are measured with input levels of 3.0 V (VIH) and 0 V (VIL) for 3.3 V supplies.
4 Rise time was measured from the 10% to 90% point of zero to full-scale transition, fall time from the 90% to 10% point of a full-scale transition.
5 Measured from 50% point of full-scale transition to 2% of final value.
6 Guaranteed by characterization.
7 fCLK maximum specification production tested at 125 MHz and 5 V. Limits specified here are guaranteed by characterization.
t3
t1
t4
t8
t2
t6
t7
t5
CLOCK
DIGITAL INPUTS
(R7 TO R0, G7 TO G0, B7 TO B0,
SYNC, BLANK)
ANALOG OUTPUTS
(IOR, IOR, IOG, IOG, IOB, IOB)
NOTES
1. OUTPUT DELAY (
t6) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT
OF FULL-SCALE TRANSITION.
2. OUTPUT RISE/FALL TIME (
t7) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL-SCALE TRANSITION.
3. TRANSITION TIME (
t8) MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION TO WITHIN 2% OF THE
FINAL OUTPUT VALUE.
Figure 2. Timing Diagram


Numéro de pièce similaire - ADV7125WBSTZ170-RL

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
ADV7125WBSTZ170-RL AD-ADV7125WBSTZ170-RL Datasheet
410Kb / 17P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
More results

Description similaire - ADV7125WBSTZ170-RL

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
ADV7125 AD-ADV7125_16 Datasheet
410Kb / 17P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
ADV7125 AD-ADV7125 Datasheet
264Kb / 12P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
REV. 0
ADV7125 AD-ADV7125_15 Datasheet
293Kb / 16P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
Rev. C
ADV7123JSTZ330 AD-ADV7123JSTZ330 Datasheet
340Kb / 24P
   CMOS, 330 MHz Triple 10-Bit High Speed Video DAC
REV. D
ADV7123 AD-ADV7123_15 Datasheet
340Kb / 24P
   CMOS, 330 MHz Triple 10-Bit High Speed Video DAC
Rev. D
ADV7123KSTZ140 AD-ADV7123KSTZ140 Datasheet
340Kb / 24P
   CMOS, 330 MHz Triple 10-Bit High Speed Video DAC
Rev. D
ADV7123KSTZ50 AD-ADV7123KSTZ50 Datasheet
340Kb / 24P
   CMOS, 330 MHz Triple 10-Bit High Speed Video DAC
REV. D
ADV7120KSTZ50 AD-ADV7120KSTZ50 Datasheet
191Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV101 AD-ADV101_15 Datasheet
161Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV101 AD-ADV101 Datasheet
187Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com